

- High-speed CMOS technology
 - 7.5 ns propagation delay for "-7" version
 - 10 ns propagation delay for "-10" version
 - 15 ns propagation delay for "-15" version
- Direct plug-in replacement for the PAL16R8 series and most of the PAL10H8 series
- Outputs programmable as registered or H combinatorial In any combination
- Automatic register reset on power up
- Cost-effective 20-pin plastic DIP, PLCC, and SOIC packages
- Extensive third-party software and programmer support through FusionPLD partners
- Fully tested for 100% programming and functional yields and high reliability

GENERAL DESCRIPTION

The PALCE16V8 is an advanced PAL device built with low-power, high-speed, electrically-erasable CMOS technology. It is functionally compatible with all 20-pin GAL devices. The macrocells provide a universal device architecture. The PALCE16V8 will directly replace the PAL16R8 and PAL10H8 series devices, with the exception of the PAL16C1.

The PALCE16V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through lloatinggate cells in the AND logic array that can be erased electrically.

The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products

feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an activehigh or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.

AMD's FusionPLD program allows PALCE16V8 designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLO partners, AMD certifies that the tools provide accurate, quality support. By ensuring that thirdparty tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.

2-18			
7-18		Providine 16422 And A	Turner and
	2-48	Sale Lanuary 1392	



PIN DESIGNATIONS

12015-CO3A

GND = Ground = Input = Input/Output 1 I/O = Input/Output
OE = Output Enable Vcc = Supply Voltage

PALCE16V8 Family

÷

2-49

Å,



Valid Combinations				
PALCE16V8H-7	PC, JC	/5		
PALCE16V8H-10	PC, JC, SC	/4, /5		
PALCE16V8H-15				
PALCE16V8H-25	PC, JC, SC	Blank,		
PALCE16V8Q-15		/4		
PALCE16V8Q-25	PC, JC			

2-50

Valld Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Note: Marked with AMD logo.

PALCE16V8H-7/10/15/25, Q-15/25 (Com'l)
---------------------------------------	---

4



APL Products (Military)

AMD programmable logic products for Aerospace and Defense applications are available with several ordering options. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



	Valid Corr	binations	
	PALCE16V8H-10	E5	
	PALCE16V8H-15	E4, E5	/BRA
	PALCE16V8H-20	Blank,	/82A
PALCE16V8H-25	PALCE16V8H-25	E4	

Valid Combinations

AMD 🖌

The Valid Combinations table lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations and to obtain additional data on AMD's standard military grade products.

Note: Marked with AMD logo.

Group A Tests

Graup A tests consist of Subgraups 1, 2, 3, 7, 8, 9, 10, 11.

Military Bum-In

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.

PALCE15V8H-10/15/20/25 (Mil) 2-51

AMD

FUNCTIONAL DESCRIPTION

The PALCE16V8 is a universal PAL device. It has eight independently configurable macrocells (MCa-MCr). Each macrocell can be configured as registered output, combinatorial output, combinatorial i/O or dedicated input. The programming matrix implements a programmable AND logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Pins 1 and 11 serve either as array inputs or as clock (CLK) and output enable (OE), respectively, for all flip-flops.

Unused input pins should be tied directly to. Voc or GND. Product terms with all bits unprogrammed (disconnected) assume the logical HIGH state and product terms with both true and complement of any input signal connected assume a logical LOW state.

The programmable functions on the PALCE16V8 are automatically configured from the user's design specifi-

cation, which can be in a number of formats. The design specification is processed by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

The user is given two design options with the PALCE16V8. First, it can be programmed as a standard PAL device from the PAL16R8 and PAL10H8 series. The PAL programmer manufacturer will supply device codes for the standard PAL device architectures to be used with the PALCE16V8. The programmer will program the PALCE16V8 in the corresponding architecture. This allows the user to use existing standard PAL device JEDEC files without making any changes to them. Alternatively, the device can be programmed as a PALCE16V8. Here the user must use the PALCE16V8 device code. This option allows full utilization of the macrocell.



"In macrocells MCo and MCr, SG1 is replaced by SG0 on the feedback multiplexer.

4

144C8C-C01A

PALCE16V8 Macrocell

1~



4

Configuration Options

Each macrocell can be configured as one of the following: registered output, combinatorial output, combinatorial I/O, or dedicated input. In the registered output configuration, the output buffer is enabled by the \overline{OE} pin. In the combinatorial configuration, the buffer is either controlled by a product term or always enabled. In the dedicated input configuration, it is always disabled. With the exception of MCo and MCr, a macrocell configured as a dedicated input derives the input signal from an adjacent I/O. MCo derives its input from pin 11 (\overline{OE}) and MCr from pin 1 (CLK).

The macrocell configurations are controlled by the configuration control word. It contains 2 global bits (SG0 and SG1) and 16 local bits (SL0o through SL07 and SL1o through SL17). SG0 determines whether registers will be allowed. SG1 determines whether the PALCE16V8 will emulate a PAL16R8 family or a PAL10H8 family device. Within each macrocell, SL0x, in conjunction with SG1, selects the configuration of the macrocell, and SL1x sets the output as either active low or active high for the individual macrocell.

The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There are four multiplexers: a product term input, an enable select, an output select, and a feedback select multiplexer. SG1 and SL0_x are the control signals for all four multiplexers. In MC₀ and MC₇, SG0 replaces SG1 on the feedback multiplexer. This accommodates CLK being the adjacent pin for MC₇ and \overrightarrow{OE} the adjacent pin for MC₀.

Registered Output Configuration

The control bit settings are SG0 = 0, SG1 = 1 and $SL0_x = 0$. There is only one registered configuration. All eight product terms are available as inputs to the OR gate. Data polarity is determined by $SL1_x$. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback path is from \overline{Q} on the register. The output buffer is enabled by \overline{OE} .

Combinatorial Configurations

The PALCE16V8 has three combinatorial output configurations: dedicated output in a non-registered device, I/O in a non-registered device and I/O in a registered device.

Dedicated Output In a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 0 and $SL0_x = 0$. All eight product terms are available to the OR gate. Although the macrocell is a dedicated output, the leedback is used, with the exception of pins 15 and 16. Pins 15 and 16 do not use feedback in this mode. Because CLK and \overrightarrow{OE} are not used in a non-régistered device, pins 1 and 11 are available as input signals. Pin 1 will use the feedback path of MC₇ and pin 11 will use the feedback path of MC₉.

Combinatorial I/O In a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 1, and $SL0_{x} = 1$. Only seven product terms are available to the OR gate. The eighth product term is used to enable the output buffer. The signal at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to be used as an input.

Because CLK and \overline{OE} are not used in a non-registered device, pins 1 and 11 are available as inputs. Pin 1 will use the feedback path of MC₇ and pin 11 will use the feedback path of MC₆.

Combinatorial I/O in a Registered Device

The control bit settings are SG0 = 0, SG1 = 1 and $SL0_x = 1$. Only seven product terms are available to the OR gate. The eighth product term is used as the output enable. The feedback signal is the corresponding I/O signal.

Dedicated Input Configuration

The control bit settings are SG0 = 1, SG1 = 0 and $SL0_x = 1$. The output buffer is disabled. Except for MC₀ and MC₇ the feedback signal is an adjacent I/O. For MC₀ and MC₇ the feedback signals are pins 1 and 11. These configurations are summarized in Table 1 and illustrated in Figure 2.

Table 1. Macrocell Configuration

	_				
SGO	SG1	SLOX	Cell Configuration	Devices Emulated	
		_	Device Uses Regist	ers	
٥	1	0	Registered Output	PAL16R8, 16R6,	
٥	1	1	Combinatorial I/O	16R4 PAL16R6, 16R4	
	Device Uses No Registers				
1	0	٥	Combinatorial	PAL10H8, 12H6,	
1	٥	1	Output Input	14H4, 16H2, 10L8, 12L6, 14L4, 16L2 PAL12H6, 14H4, 16H2, 12L6, 14L4, 16H2, 12L6, 14L4,	
1	1	1	Combinatorial I/O	PALIELS	

Programmable Output Polarity

The polarity of each macrocell can be active-high or active-low, either to match output signal needs or to reduce product terms. Programmable polarity allows Boolean expressions to be written in their most compact form (true or inverted), and the output can still be of the desired polarity. It can also save "DeMorganizing"

elforts.

ŝ,

Selection is through a programmable bit $SL1_x$ which controls an exclusive-OR gate at the output of the AND/ OR logic. The cutput is active high if $SL1_x$ is 1 and active low if $SL1_x$ is 0.

PALCE16V8 Family	2-53



Notes:

1. Feedback is not available on pins 15

and 16 in the combinatorial output mode.

Note 2

- 2. This configuration is not available on pins 15 and 16.
- Dedicated Input
 - 14408C-002A

X

Adjacent VO pin

Figure 2. Macrocell Configurations

PALCE16V8 Family 2-54

AMD 7

Power-Up Reset

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE16V8 will depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is selected, the output will be a function of the logic.

Register Preload

The register on the PALCE16V8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Bit

A security bit is provided on the PALCE16V8 as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback and verification of the programmed pattern by a device programmer, securing proprietary designs from competitors. The bit can only be erased in conjunction with the array during an erase cycle.

Electronic Signature Word

An electronic signature word is provided in the PALCE16V8 device. It consists of 64 bits of programmable memory that can contain user-defined data. The signature data is always available to the user independent of the security bit.

1

Programming and Erasing

The PALCE16V8 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its virgin state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

Quality and Testability

The PALCE16V8 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The high-speed PALCE16V8 is fabricated with AMD's advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

. . .

PALCE16V8 Family 2-55











4

AMO

ABSOLUTE MAXIMUN	A RATINGS	OPERATING RANGES	
Storage Temperature	-65°C to +150°C	Commercial (C) Devices	
Ambient Temperature with Power Applied	-55°C to +125°C	Temperature (Ta) Operating in Free Air	0°C to +75°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V	Supply Voltage (Vcc) with Respect to Groupd	+4 75 V to ±5 25 V
DC Input Voltage	$-0.5~V$ to Vcc $\div~0.5^{\rm eV}$		+
DC Output or I/O Pin Voltage	-0.5 V to Vcc + 0.5 V	Operating ranges define those limits tionality of the device is guaranteed.	between which the lunc-
Static Discharge Voltage	2001 V		
Latchup Current $(T_{A} = 0^{\circ}C \text{ to } 75^{\circ}C)$. 100 mA		

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

specified					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unlt
Vон	Output HIGH Voltage	ICH = -3.2 MA VIN = VIH OF VIL Vcc = Min.	2.4		V
Val	Output LOW Voltage	Ict = 24 mA VIN = VIH or VIL Vcc = Min.		0.5	V
Vн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Ін	Input HIGH Leakage Current	VIN = 5.25 V, Vcc = Max. (Note 2)		10	µА
ln_	Input LOW Leakage Current	Vin = 0 V, Vcc = Max. (Note 2)	1	-100	μA
ЮZH	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. Vin = Vih or Vil (Note 2)		10	μА
lozi	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V$, $V_{CC} = Max$. $V_{IN} = V_{IH} \text{ or } V_{IL} (Note 2)$		-100	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V Vcc = Max. (Note 3)	-30	-150	πA
lcc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max., f = 25 MHz		115	πA

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Nates:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. VO pin leakage is the worst case of lit and lozt (or lin and lozh).

3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



And a second second

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Descriptions	Test Conditi	ons	Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	Vcc = 5.0 V, TA = 25°C,	5	pF
Cour	Output Capacitance	Var = 2.0 V	f = 1 MHz	8	pF

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Parameter Symbol	Parameter Description			Min.	Max.	Unit
teo	Input or Feedback to	o Combinatorial Output	8 Outputs Switching		7.5	ns
			1 Output Switching		7	пs
ts	Setup Time from Inc	out or Feedback to Clock		5		
tн	Hold Time			0		ns
tca	Clock to Output				5	пs
tw.	LOW			4		ns
twн		HIGH		4		ns
	Marianum	External Feedback	1/(ts+tco)	100		MHz
fuax	Frequency	Internal Feedback (fc	. (Tr	125	1	
	(Note 3)	No Feedback	1/(tw++tw_)	125		MHz
tpzx	OE to Output Enable				6	лs
texz	OE to Output Disable				6	ns
1EA	Input to Output Enable Using Product Term Control				9	ns
ter	Input to Output Disa	ble Using Product Term	Control		9	ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Notes:

2. See Switching Test Circuit for test conditions.

.

3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.



•	g . 1
•	

Static Discharge Voltage

 $(T_A = 0^{\circ}C \text{ to } 75^{\circ}C)$

.atchup Current

AMU.

BSOLUTE MAXIMUN	MATINGS
orage Temperature	-65°C to +150°C
mbient Temperature ith Power Applied	- 55°C to +125°C
upply Voltage with espect to Ground	-0.5 V to +7.0 V
C Input Voltage	-0.5 V to Vcc + 0.5 V
)C Output or 1/0 Pin Voltage	-0.5 V to Vcc + 0.5 V

OPERATING RANGES Commercial (C) Devices Temperature (TA) Operating in Free Air 0°C to +75°C Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the lunctionality of the device is guaranteed.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Voн	Output HIGH Voltage	loh = -3.2 mA VIN = VIH Or VIL Vcc = Min.	2.4		V
Val	Output LOW Voltage	loc = 24 mA VIN = VIH Or VIL Vcc = Min.		0.5	V
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		. V
Vit	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
li N	Input HIGH Leakage Current	VIN = 5.25 V. Vcc = Max. (Note 2)		10	µА
الر	Input LOW Leakage Current	VIN = 0 V, Vcc = Max. (Note 2)		-10	μA
lozh	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. Vin = Vih or ViL (Note 2)		10	µА
IOZL	Off-State Output Leakage Current LOW	Vour = 0 V, Vcc = Max. Vin = Vih or Vil (Note 2)		-10	µА
lsc	Output Short-Circuit Current	Vour = 0.5 V Vcc = Max. (Ncte 3)	-30	-150	mА
lcc	Supply Current (Dynamic)	Outputs Open (lout = 0 mA) Vcc = Max., I = 25 MHz		115	πA

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

2001 V

100 mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. VO pin leakage is the worst case of lit, and lozt (or lin and lozh).

3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

;



2-61

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Descriptions	Test Conditio	ons	Тур.	Unit
Cin	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	5	p۶
Cour	Output Capacitance	Vcut = 2.0 V	f = 1 MHz	8	ρF

.

Note:

۰, ۲

. •

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

				<u> </u>		
Parameter Symbol	Parameter Descr	Parameter Description		Min.	Max.	Unit
teo	Input or Feedback	to Combinatorial Output			10	ns
ts	Setup Time from I	nput or Feedback to Clock	<	7.5		
tн	Hold Time			0		ns
tco	Clock to Output				7.5	ns
tw.		LOW		6	[ns
twн		HIGH	нідн			ns
	Maximum	External Feedback	1/(ts+tco)	66.7		MHz
IMAX	Frequency	Internal Feedback (fo	:nt)	71.4		MHz
	(Note 3)	No Feedback	1/(tw++tw_)	83.3		MHz
tezx	OE to Output Enable			10	ns	
texz	OE to Output Disable			10	ns	
tea	Input to Output Enable Using Product Term Control			10	пs	
tea	Input to Output Oi	sable Using Product Term	Control		10	ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

١

Notes:

2. See Switching Test Circuit for test conditions.

 These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

PALCE16V8H-10 (Com'I)

- 1

-	٩	нми

		· · · · · · · · · · · · · · · · · · ·	
OABSOLUTE MAXIMUN Storage Temperature	1 RATINGS -65°C to +150°C	OPERATING RANGES Commercial (C) Devices	
Ambient Temperature with Power Applied	55°C to +125°C	Temperature (Ta) Operating in Free Air	0°C to +75°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V	Supply Voltage (Vcc) with Respect to Groupd	+4 75 V I0 +5 25 V
DC Input Voltage	-0.5 V to Vcc + 0.5 V		FALLO V (O FO.20 V
DC Output or I/O Pin Voltage	–0.5 V ta Vcc + 0.5 V	Operating ranges define those limits tionality of the device is guaranteed.	between which the func-
Static Discharge Voltage	2001 V		
Latchup Current (TA = 0°C to 75°C)	. 100 mA		

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

specified		_				
Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vан	Output HIGH Voltage	$la_{H} = -3.2 \text{ mA}$ $V_{iN} = V_{iH} \text{ or } V_{iL}$ $V_{CC} = Min.$		2.4		V
νοι	Output LOW Voltage	laL ≈ 24 mA VIN = VIH OF VIL Vcc = Min.	IaL = 24 MA VIN = VIH OF VIL Vcc = Min.			V
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)				V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V	
lıн	Input HIGH Leakage Current	VIN = 5.25 V, Vcc = Max. (Note 2)	VIN = 5.25 V, Vcc = Max. (Note 2)			μA
اتر	Input LOW Leakage Current	VIN = 0 V, Vcc = Max. (Note 2)			-10	μA
lozh	Off-State Output Leakage Current HIGH	Vout = 5.25 V, Vcc = Max. VIN = VIH or VIL (Note 2)			10	μА
lozi	Off-State Output Leakage Current LOW	Vout = 0 V, Vcc = Max. Vin = Vih or Vil (Note 2)			-10	μA
lsc	Output Short-Circuit Current	Vour = 0.5 V Vcc = Max. (Note 3)		-30	-150	mΑ
lcc	Supply Current	Outputs Open (lout = 0 mA)	н		90	m 4
	(Oynamic)	Vcc = Max., f = 25 MHz	Q		55	1114

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise

ñ,

Nates:

1. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

2. VO pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vout \approx 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

PALCE16V8H-15/25 Q-15/25 (Com'l)

2-62

CAPACITANCE (Note 1)

Symbol	Parameter Descriptions	Test Condition	ns	Тур.	Unit
Cin	Input Capacitance	V IN = 2.0 V	$V_{CC} = 5.0 V. T_A = 25^{3}C.$	5	ρF
Соит	Output Capacitance	Vout = 2.0 V	I = 1 MHZ	8	p۶

.

Note:

.•

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

344101114				operat	ingian	903 (11		
Baramatar				-15		-25		
Symbol	Parameter Desc	ription		Min.	Max.	Min.	Max.	Unit
teo	Input or Feedback to Combinatorial Output			15		25	ris	
ts	Setup Time from	Input or Feedback to	Clock	12		15		
tн	Hold Time			0		0		ns
tco	Clock to Output	o Output			10		12	ns
twi	Clock Width	LOW		8		12		ns
twн	Clock width	HIGH		8		12		ns
	Maximum	External Feedback	1/(ts+tco)	45.5		37		MHz
f MAX	Frequency	Internal Feedback (ICNT)		50		40		MHz
	(Note 3)	No Feedback	1/(twn+twc)	62.5		41.6		MHz
tezx	OE to Output Enable				15		20	ns
texz	OE to Output Disable				15		20	ns
tea	Input to Output Enable Using Product Term Control				15		20	ns
IEA	Input to Output C	isable Using Product	Term Control		15		20	ns

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

•

Notes:

2. See Switching Test Circuit far test conditions.

. .

 These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

PALCE15V8H-15/25 (Com'i) 2-63

AMD

ABSOLUTE MAXIMUM R.	ATINGS
Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	–0.5 V to Vcc + 1.0 V
DC Output or I/O Pin Voltage	-0.5 V to Vcc + 1.0 V
Static Discharge Voltage	2001 V
Latchup Current (Tc = -55°C to +125°C)	100 mA

OPERATING RANGES

Military (M) Devices (Note 1)	
Operating Case	
Temperature (Tc)	-55°C to +125°C
Supply Voltage (Vcc)	
with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Note:

1. Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

*. .

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

DC CHARA (Note 2)	CTERISTICS over MILIT	ARY operating ranges unless of	herwise	spec
		PRELIMINARY		
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.
Vан	Output HIGH Voltage	$I_{CH} = -2.0 \text{ mA}$ $V_{II} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = Min.$	2.4	

ified

Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vан	Output HIGH Voltage	ICH = -2.0 MA VIN = VIH Or VIL Vcc = Min.	2.4		V
Val	Output LOW Voltage	Ict = 12 mA VIN = VIH or VIL Vcc = Min.		0.5	V
Vін	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
V ۱ <i>۱</i>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V
Іин	Input HIGH Leakage Current	VIN = 5.5 V, Vcc = Max. (Note 4)		10	μA
اند	Input LOW Leakage Current	VIN = 0 V, Vcc = Max. (Note 4)		-100	ЦA
Іогн	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Voo = Max. Vin = Vih or Vil (Note 4)		10	µА
lozl	Off-State Output Leakage Current LOW	Vour = 0 V, Voo = Max. Vin = Vih ar Vil (Note 4)		-100	μА
lsc	Output Short-Circuit Current	Vcc = 5.0 V, Vout = 0.5 V (Note 5), T = 25°C	-30	-150	mΑ
lcc	Supply Current (Oynamic)	Outputs Open (lout = 0 mA) Vcc = Max., t = 25 MHz		130	mА

Notes:

2-64

2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-833, Method 5005, unless otherwise noted.

3. Vit and ViH are input conditions of output tests and are not themselves directly tested. Vit and ViH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

1/O pin leakage is the worst case of IL and IOZL (or IIH and IOZH).

- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where lsc may be affected.

PALCE16V8H-10 (Mil)

AMO L

2-65

c

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Descriptions	Test Conditio	ons	Тур.	Unit
Cin	Input Capacitance	$V_{IN} = 2.0 V$	Vcc = 5.0 V, Tx = 25°C,	В	pŕ
Ссит	Output Capacitance	Vour = 2.0 V	I = 1 MHZ	8	ρF

.

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

		PRELIMIN	IARY			
Parameter Symbol	Parameter Descript	iption			Max.	Unit
1PD	Incut or Feedback to	ck to Combinatorial Output			10	ns
ts	Setup Time from Inpu	ut or Feedback to Clock		10		ns
tH	Hold Time			0		ns
tco	Clack to Output				7	ns
twi	Cleak Width	LOW HIGH		8		ns
twn				-8		лs
	Maximum	External Feedback	1/(ls+lco)	58.5		MHz
f MAX	Frequency	internal Feedback (למאד)		62.5		MHz
	(Note 3)	No Feedback	1/(tw++tw_)	62.5		MHz
tezx	OE to Output Enable	(Note 3)			10	กร่
texz	OE to Output Disable	OE to Output Disable (Note 3)			10	ns
(EA	Input to Output Enab Term Control (Note 3	ut to Output Enable Using Product m Control (Note 3)			10	กร
tea	Input to Output Disat Term Control (Note 3	ble Using Product	-		10	ns

Nates:

 See Switching Test Circuit for test conditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.

.

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

PALCE16V3H-10 (Mil)

.

•

LIAND	
AESOLUTE MAXIMUM P	RATINGS
Storage Temperature	-65°C to -150°C
Ambient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
DC Input Voltage	-0.5 V to Vcc + 1.0 V
OC Output or I/O Pin Voltage	-0.5 V to Vcc + 1.0 V
Static Discharge Voltage	2001 V
Latchup Current (Tc = -55°C to +125°C)	100 mA

OPERATING RANGES Military (M) Devices (Note 1)	
Operating Case Temperature (Tc) Supply Vicitade (Vec)	-55°C (0 +125°C
with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

Note:

1. Military products are tested at To = +25°C, +125°C and -35°C, per MIL-STD-883.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

(Note 2)		·			
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vaн	Output HIGH Voltage	$l_{OH} = -2.0 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min.}$	2.4		V
Vol	Output LOW Voltage			0.5	V
Vih	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		8.0	V
lu . 4	Input HIGH Leakage Current	VIN = 5.5 V. Vcc = Max. (Note 4)		10	ĻLA
ارر	Input LOW Leakage Current	$V_{IN} = 0 V. V_{CC} = Max. (Note 4)$		-10	μA
lgzh	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max. VIN = VIH or VIL (Note 4)		10	μA
lozl	Off-State Output Leakage Current LOW	Vour = 0 V, Voo = Max. Vin = Vih or Vil (Note 4)		-100	µА
lsc	Output Short-Circuit Current	$V_{CC} = 5.0 V, V_{OUT} = 0.5 V (Note 5),$ T = 25°C	-30	-150	mА
lcc	Supply Current (Dynamic)	Outputs Open (lour = 0 πA) Voc = Max., I = 25 MHz		130	пА

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Notes:

2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-833, Method 5005, unless otherwise noted.

3. VIL and VIH are input conditions of output tests and are not themselves directly tested. VIL and VIH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

4. VO pin leakage is the worst case of lit and lozt (or lih and lozh).

5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Iso may be affected.

2-66 PALCE16V8H-15 (Mil)

AMD

2-67

4

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Descriptions	Test Conditio	ins	Тур.	Unit
Cin	Input Capacitance	$V_{IN} = 2.0 V$	Vcc = 5.0 V, TA = 25°C,	8	рF
Сол	Output Capacitance	Vour = 2.0 V	í = 1 MHz	8	ρF

.

Note:

..

^{1.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Parameter Symbol	Parameter Descrip	ameter Description		Min.	Max.	Unit
tpo	Input or Feedback to	or Feedback to Combinatorial Output			15	ns
ts	Setup Time from Inp	out or Feedback to Clock		· 12		ns
tн	Hold Time			0		ns
tco	Clack to Output	itput			12	ns
twi	Cleak Midth	LOW .		10		пѕ
twн		HIGH		• 10		ns
	Maximum Frequency (Note 3)	External Feedback	1/(ts+tco)	41.6		MHz
f MAX		Internal Feedback (Icrr)		45.5		MHz
		No Feedback	1/(tw++tw)	50		MHz
tezx	OE to Output Enable	e (Note 3)			15	ns
texz	OE to Output Disable (Note 3)			15	ns	
tea -	Input to Output Enable Using Product Term Control (Note 3)			15	ns	
ter	Input to Output Disa Term Control (Note	ble Using Product 3)			15	ns

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

Notes:

 See Switching Test Circuit for test conditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.

3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

PALCE16V8H-15 (Mil)

ì

J AMD

ABSOLUTE MAXIMUM F	RATINGS
itorage Temperature	65°C to +150°C
Imbient Temperature with Power Applied	-55°C to +125°C
Supply Voltage with Respect to Ground	-0.5 V to +7.0 V
C Input Voltage	-0.5 V to Vcc + 1.0 V
C Output or I/O Pin Voltage	-0.5 V to Vcc + 1.0 V
Static Discharge Voltage	2001 V
Latchup Current (Tc = -55°C to +125°C)	100 mA

OPERATING RANGES

Military (M)-Devices (Note 1)	
Operating Case	
Temperature (Tc)	-55°C to +125°C
Supply Voltage (Vcc)	
with Respect to Ground	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

÷,

Note:

 Military products are tested at Tc = +25°C, +125°C and -55°C, per MIL-STD-883.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ. Absolute Maximum Ratings are for system design reference; parameters given are not tested.

(Note 2)					
Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
Vан	Output HIGH Voltage	loh = -2.0 mA VIN = VIH or VIL Vcc = Min.	2.4		V
Val	Output LOW Voltage	IOL = 12 MA VIN = VIH OF VIL Vcc = Min.		0.5	V
Viਸ	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 3)	2.0		V
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 3)		0.8	V
lıн	Input HIGH Leakage Current	VIN = 5.5 V, Vcc = Max. (Note 4)		10	μA
lin_	Input LOW Leakage Current	VIN = 0 V, VCC = Max. (Note 4)		-10	μA
lozh	Off-State Output Leakage Current HIGH	Vout = 5.5 V, Vcc = Max. Vin = Viн or Vit (Note 4)		10	μА
lozl	Off-State Output Leakage Current LOW	Vcut = 0 V, Vcc = Max. Vin = Viн ar Vic (Note 4)		-100	μA
lsc	Output Short-Circuit Current	Vcc = 5.0 V, Vour = 0.5 V (Note 5), T = 25°C	-30	-150	mΑ
lcc	Supply Current (Dynamic)	Outputs Open (lour = 0 mA) Vcc = Max., f = 25 MHz		130	πА

DC CHARACTERISTICS over MILITARY operating ranges unless otherwise specified (Note 2)

Notes:

2. For APL products, Group A, Subgroups 1, 2 and 3 are tested per MIL-STD-833, Method 5005, unless otherwise noted.

- 3. Vit and ViH are input conditions of output tests and are not themselves directly tested. Vit and ViH are absolute voltages with respect to device ground and include all overshoots due to system and/or tester noise. On not attempt to test these values without suitable equipment.
- 4. VO pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 5. Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation. This parameter is not 100% tested, but is evaluated at initial characterization and at any time the design is modified where Isc may be affected.

2-68

PALCE15V8H-20/25 (Mil)

1

AMO

2-69

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Descriptions	Test Conditio	ons	Тур.	Unit
Cin	Input Capacitance	VIN = 2.0 V	$V_{CC} = 5.0 V, T_A = 25^{\circ}C,$	8	pF
Cour	Output Capacitance	Vair = 2.0 V	f = 1 MHz	8	pF

-

Note:

٠.

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

•••••							<u>'</u>	
Domestar				-2	20	-2	5	
Symbol	Parameter Desc	ríptían		Min.	Max.	Min.	Max.	Unit
teo	Input or Feedbac	k to Combinatorial Ou	itput		20		25	ns
ts	Setup Time from	Input or Feedback to	Clack	15		15		
tн	Hold Time			0		0		лs
tco	Clack to Output				15		20	ns
tw.		LOW		12		15		ns
twn		HIGH		12		15		⊓s
	Maximum	External Feedback	1/(ts+tco)	33.3		28.6		MHz
tuax	Frequency	Internal Feedback (i	ICNT)	35.7		30.3		MHz
	(Note 3)	No Feedback	1/(tw++twr)	41.7		33.3		MHz
tpzx	OE to Output En	able (Note 3)			20		20	ns
texz	OE to Output Dis	able (Note 3)			20		20	пs
tea	Input to Output E (Note 3)	Enable Using Product	able Using Product Term Control		20		25	ns
ter	Input to Output D (Note 3)	Disable Using Product	Term Control		20		55	ns

SWITCHING CHARACTERISTICS over MILITARY operating ranges (Note 2)

Notes:

.

 See Switching Test Circuit for test canditions. For APL Products, Group A, Subgroups 9, 10, and 11 are tested per MIL-STD-883, Method 5005, unless otherwise noted.

3. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where these parameters may be affected.

PALCE15V8H-20/25 (MII)



VT = 1.5 V
 Input pulse amplitude 0 V to 3.0 V.
 Input rise and fall times 2-5 ns typical.





SWITCHING TEST CIRCUIT



			Commercial		Military		Measured	
Specification	St	CL	8,	R2	81	Rz	Output Value	
teo, teo	Closed						1.5 V	
IPZX, LEA	$Z \rightarrow H: Open$ $Z \rightarrow L: Closed$	50 pF	200 Ω	390 Ω	390 Q	750 Ω	1.5 V	
IPXZ, LEA	$H \rightarrow Z$: Open $\frac{1}{2}$ L $\rightarrow Z$: Closed	5 pF					$\begin{array}{l} H \rightarrow Z: V_{OH} = 0.5 \ V \\ L \rightarrow Z: V_{OL} + 0.5 \ V \end{array}$	

PALCE16V8 Family

2-71

ł,

*

AMD

DURANCE CHARACTERISTICS

durance Characteristics

PALCE16V8 is manufactured using AMD's adced Electrically Erasable process. This technology s an EE cell to replace the fuse link used in bipolar

1

parts. As a result, the device can be erased and reprogrammed – a leature which allows 100% testing at the factory.

:

ł

mbol	Parameter	Min.	Units	Test Conditions
OR (10	Years	Max. Storage Temperature
	Min. Pattern Data Hetention Time	20	Years	Max. Operating Temperature (Military)
N	Min. Reprogramming Cycles	100	Cycles	Normal Programming Conditions

PUT/OUTPUT EQUIVALENT SCHEMATICS



Typical Input



÷

Typical Output

12197-013A





The PALCE16V8H-7/5 has some unique features that make it extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry limits negative

overshoot, eliminating the possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns.

INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR /5 VERSION



Typical Input



.

Typical Output

15407A-CO18



L'AMD

DWER-UP RESET

e PALCE16V8 has been designed with the capability reset during system power-up. Following power-up, flip-flops will be reset to LOW. The output state will be GH independent of the logic polarity. This feature prodes extra flexibility to the designer and is especially fluable in simplifying state machine initialization. A ning diagram and parameter table are shown below. ue to the synchronous operation of the power-up reset

1____

۰**د**

and the wide range of ways Vcc can rise to its steady state, two conditions are required to insure a valid power-up reset. These conditions are:

1. The Vcc rise must be monotonic.

 Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions		Max.	Unit		
tea	Power-Up Reset Time.		1000	กร		
ts	Input or Feedback Setup Time	Saa Swite	Saa Switching Characteristics			
twi	Clack Width LOW	Gee Switt				



Power-Up Reset Waveform

PALCE16V8 Family

2-74