

54AC/74AC163 • 54ACT/74ACT163 Synchronous Presettable Binary Counter

General Description



The 'AC/'ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'AC/'ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

Features

- Synchronous counting and loading
 - High-speed synchronous expansion
 - Typical count rate of 125 MHz
 - Outputs source/sink 24 mA
 - 'ACT163 has TTL-compatible inputs
 - Standard Military Drawing (SMD)
- 'AC163: 5962-89582


Ordering Code: See Section 8

Logic Symbols




Connection Diagrams

Pin Assignment
for DIP, Flatpak and SOIC



Pin Assignment
for LCC



Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
SR	Synchronous Reset Input
P ₀ -P ₃	Parallel Data Inputs
PE	Parallel Enable Input
Q ₀ -Q ₃	Flip-Flop Outputs
TC	Terminal Count Output

Functional Description

The 'AC/'ACT163 counts in modulo-16 binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: synchronous reset, parallel load, count-up and hold. Four control inputs—Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)—determine the mode of operation, as shown in the Mode Select Table. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and SR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The 'AC/'ACT163 uses D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multi-stage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject

to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry (CC) output is provided. The CC output is normally HIGH. When CEP, CET, and TC are LOW, the CC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (\overline{OE}) is LOW, the parallel data outputs Q_0 – Q_3 are active and follow the flip-flop Q outputs. A HIGH signal on \overline{OE} forces Q_0 – Q_3 to the High Z state but does not prevent counting, loading or resetting.

Logic Equations: Count Enable = $CEP \bullet CET \bullet \overline{PE}$
 $TC = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet CET$

Mode Select Table


SR	PE	CET	CEP	Action on the Rising Clock Edge (—)
L	X	X	X	Reset (Clear)
H	L	X	X	Load ($P_n \rightarrow Q_n$)
H	H	H	H	Count (Increment)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

State Diagram




TL/F/9932-5



TL/F/9932-8


FIGURE 1



TL/F/9932-9

FIGURE 2

Block Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TLJ/F/9832-6

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	± 50 mA
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	± 50 mA
Storage Temperature (T_{STG})	-65°C to +150°C
Junction Temperature (T_J)	
CDIP	175°C
PDIP	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

Recommended Operating Conditions

Supply Voltage (V_{CC})	2.0V to 6.0V
'AC	4.5V to 5.5V
'ACT	
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	
74AC/ACT	-40°C to +85°C
54AC/ACT	-55°C to +125°C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
'AC Devices	
V_{IN} from 30% to 70% of V_{CC}	
V_{CC} @ 3.9V, 4.5V, 5.5V	125 mV/ns
'ACT Devices	
V_{IN} from 0.8V to 2.0V	
V_{CC} @ 4.5V, 5.5V	125 mV/ns

DC Characteristics for 'AC Family Devices

Symbol	Parameter	V_{CC} (V)	74AC		54AC	74AC	Units	Conditions
			$T_A = +25^\circ C$		$T_A = -55^\circ C$ to $+125^\circ C$	$T_A = -40^\circ C$ to $+85^\circ C$		
			Typ	Guaranteed Limits				
V_{IH}	Minimum High Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	2.1 3.15 3.85	2.1 3.15 3.85	2.1 3.15 3.85	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V_{IL}	Maximum Low Level Input Voltage	3.0 4.5 5.5	1.5 2.25 2.75	0.9 1.35 1.65	0.9 1.35 1.65	0.9 1.35 1.65	V	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$
V_{OH}	Minimum High Level Output Voltage	3.0 4.5 5.5	2.99 4.49 5.49	2.9 4.4 5.4	2.9 4.4 5.4	2.9 4.4 5.4	V	$I_{OUT} = -50 \mu A$
		3.0 4.5 5.5		2.56 3.86 4.86	2.4 3.7 4.7	2.46 3.76 4.76	V	* $V_{IN} = V_{IL}$ or V_{IH} -12 mA I_{OH} -24 mA -24 mA
V_{OL}	Maximum Low Level Output Voltage	3.0 4.5 5.5	0.002 0.001 0.001	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V	$I_{OUT} = 50 \mu A$
		3.0 4.5 5.5		0.36 0.36 0.36	0.50 0.50 0.50	0.44 0.44 0.44	V	* $V_{IN} = V_{IL}$ or V_{IH} 12 mA I_{OL} 24 mA 24 mA
I_{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	± 1.0	μA	$V_I = V_{CC}, GND$

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74AC		54AC	74AC	Units	Conditions
			T _A = + 25°C		T _A = - 55°C to + 125°C	T _A = - 40°C to + 85°C		
			Typ	Guaranteed Limits				
I _{OLD}	†Minimum Dynamic Output Current	5.5			50	75	mA	V _{OLD} = 1.65V Max
I _{OHD}		5.5			-50	-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	μA	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V _{CC} (V)	74ACT		54ACT	74ACT	Units	Conditions
			T _A = + 25°C		T _A = - 55°C to + 125°C	T _A = - 40°C to + 85°C		
			Typ	Guaranteed Limits				
V _{IH}	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	V	I _{OUT} = - 50 μA
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	V	*V _{IN} = V _{IL} or V _{IH} I _{OH} - 24 mA - 24 mA
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	V	I _{OUT} = 50 μA
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	V	*V _{IN} = V _{IL} or V _{IH} I _{OL} 24 mA 24 mA
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	± 1.0	μA	V _I = V _{CC} , GND
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	V _I = V _{CC} - 2.1V
I _{OLD}	†Minimum Dynamic Output Current	5.5			50	75	mA	V _{OLD} = 1.65V Max
		5.5			-50	-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	160.0	80.0	μA	V _{IN} = V _{CC} or GND

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note: I_{CC} for 54ACT @ 25°C is identical to 74ACT @ 25°C.

AC Electrical Characteristics: See Section 2 for waveforms

Symbol	Parameter	V _{CC} * (V)	74AC			54AC		74AC		Units	Fig. No.		
			T _A = +25°C C _L = 50 pF			T _A = -55°C to +125°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF					
			Mn	Typ	Max	Mn	Max	Mn	Max				
f _{max}	Maximum Clock Frequency	3.3 5.0	70 110	95 140		55 90		60 95		MHz			
t _{PLH}	Propagation Delay, CP to Q _n (P̄E Input HIGH or LOW)	3.3 5.0	2.0 1.5	7.5 5.5	12.5 9.0	1.0 1.0	13.5 9.5	1.5 1.0	13.5 9.5	ns	2-3,4		
t _{PHL}	Propagation Delay, CP to Q _n (P̄E Input HIGH or LOW)	3.3 5.0	1.5 1.5	8.5 6.0	12.0 9.5	1.0 1.0	12.5 9.5	1.5 1.5	13.0 10.0	ns	2-3,4		
t _{PLH}	Propagation Delay, CP to TC	3.3 5.0	3.0 2.0	9.5 7.0	15.0 10.5	1.0 1.0	16.5 11.0	2.5 1.5	16.5 11.5	ns	2-3,4		
t _{PHL}	Propagation Delay, CP to TC	3.3 5.0	3.5 2.0	11.0 8.0	14.0 11.0	1.0 1.0	15.0 11.0	2.5 2.0	15.5 11.5	ns	2-3,4		
t _{PLH}	Propagation Delay, CET to TC	3.3 5.0	2.0 1.5	7.5 5.5	9.5 6.5	1.0 1.0	11.0 7.5	1.5 1.0	11.0 7.5	ns	2-3,4		
t _{PHL}	Propagation Delay, CET to TC	3.3 5.0	2.5 2.0	8.5 6.0	11.0 8.5	1.0 1.0	12.0 9.0	2.0 1.5	12.5 9.5	ns	2-3,4		

*Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

AC Operating Requirements: See Section 2 for waveforms

Symbol	Parameter	V _{CC} * (V)	74AC			54AC		74AC		Units	Fig. No.		
			T _A = +25°C C _L = 50 pF			T _A = -55°C to +125°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF					
			Typ	Guaranteed Minimum									
t _s	Setup Time, HIGH or LOW P _n to CP	3.3 5.0	5.5 4.0	13.5 8.5		17.0 11.0		16.0 10.5		ns	2-7		
t _h	Hold Time, HIGH or LOW P _n to CP	3.3 5.0	-7.0 -5.0	-1.0 0		-0.5 0		-0.5 0		ns	2-7		
t _s	Setup Time, HIGH or LOW S̄R to CP	3.3 5.0	5.5 4.0	14.0 9.5		17.0 12.0		16.5 11.0		ns	2-7		
t _h	Hold Time, HIGH or LOW S̄R to CP	3.3 5.0	-7.5 -5.5	-1.0 -0.5		-0.5 0		-0.5 0		ns	2-7		
t _s	Setup Time, HIGH or LOW P̄E to CP	3.3 5.0	5.5 4.0	11.5 7.5		16.0 9.5		14.0 8.5		ns	2-7		
t _h	Hold Time, HIGH or LOW P̄E to CP	3.3 5.0	-7.5 -5.0	-1.0 -0.5		-0.5 0		-0.5 0		ns	2-7		
t _s	Setup Time, HIGH or LOW CEP or CET to CP	3.3 5.0	3.5 2.5	6.0 4.5		8.0 5.5		7.0 5.0		ns	2-7		
t _h	Hold Time, HIGH or LOW CEP or CET to CP	3.3 5.0	-4.5 -3.0	0 0		0 0.5		0 0.5		ns	2-7		
t _w	Clock Pulse Width (Load) HIGH or LOW	3.3 5.0	3.0 2.0	3.5 2.5		5.0 5.0		4.0 3.0		ns	2-3		
t _w	Clock Pulse Width (Count) HIGH or LOW	3.3 5.0	3.0 2.0	4.0 3.0		5.0 5.0		4.5 3.5		ns	2-3		

*Voltage Range 3.3 is 3.3V ± 0.3V

Voltage Range 5.0 is 5.0V ± 0.5V

AC Electrical Characteristics: See Section 2 for waveforms

Symbol	Parameter	V _{CC} * (V)	74ACT			54ACT		74ACT		Units	Fig. No.		
			T _A = + 25°C C _L = 50 pF			T _A = - 55°C to + 125°C C _L = 50 pF		T _A = - 40°C to + 85°C C _L = 50 pF					
			Min	Typ	Max	Min	Max	Min	Max				
t _{max}	Maximum Clock Frequency	5.0	120	140				105		MHz			
t _{PLH}	Propagation Delay, CP to Q _n (P̄E Input HIGH or LOW)	5.0	1.5	5.5	10.0			1.5	11.0	ns	2-3,4		
t _{PHL}	Propagation Delay, CP to Q _n (P̄E Input HIGH or LOW)	5.0	1.5	6.0	11.0			1.5	12.0	ns	2-3,4		
t _{PLH}	Propagation Delay CP to TC	5.0	2.5	7.0	11.5			2.0	13.5	ns	2-3,4		
t _{PHL}	Propagation Delay CP to TC	5.0	3.0	8.0	13.5			2.0	15.0	ns	2-3,4		
t _{PLH}	Propagation Delay CET to TC	5.0	2.0	5.5	9.0			1.5	10.5	ns	2-3,4		
t _{PHL}	Propagation Delay CET to TC	5.0	2.0	6.0	10.0			2.0	11.0	ns	2-3,4		

*Voltage Range 5.0 is 5.0V ± 0.5V

AC Operating Requirements: See Section 2 for waveforms

Symbol	Parameter	V _{CC} * (V)	74ACT		54ACT	74ACT	Units	Fig. No.
			T _A = + 25°C C _L = 50 pF		T _A = - 55°C to + 125°C C _L = 50 pF	T _A = - 40°C to + 85°C C _L = 50 pF		
			Typ	Guaranteed Minimum				
t _s	Setup Time, HIGH or LOW P _n to CP	5.0	4.0	10.0		12.0	ns	2-7
t _h	Hold Time, HIGH or LOW P _n to CP	5.0	-5.0	0.5		0.5	ns	2-7
t _s	Setup Time, HIGH or LOW S̄R to CP	5.0	4.0	10.0		11.5	ns	2-7
t _h	Hold Time, HIGH or LOW S̄R to CP	5.0	-5.5	-0.5		-0.5	ns	2-7
t _s	Setup Time, HIGH or LOW P̄E to CP	5.0	4.0	8.5		10.5	ns	2-7
t _h	Hold Time, HIGH or LOW P̄E to CP	5.0	-5.5	-0.5		0	ns	2-7
t _s	Setup Time, HIGH or LOW CEP or CET to CP	5.0	2.5	5.5		6.5	ns	2-7
t _h	Hold Time, HIGH or LOW CEP or CET to CP	5.0	-3.0	0		0.5	ns	2-7
t _w	Clock Pulse Width (Load) HIGH or LOW	5.0	2.0	3.5		3.5	ns	2-3
t _w	Clock Pulse Width (Count) HIGH or LOW	5.0	2.0	3.5		3.5	ns	2-3

*Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	$V_{CC} = 5.0V$
C_{PD}	Power Dissipation Capacitance	45.0	pF	$V_{CC} = 5.0V$