## 54LS/74LS353 <br> DUAL 4-INPUT MULTIPLEXER <br> (With 3-State Outputs)

DESCRIPTION - The ' 353 is a dual 4-input multiplexer with 3-state outputs. It can select two bits of data from four sources using common select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output ( $\overline{\mathrm{OE}}$ ) inputs, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Fairchild TTL families.

- INVERTED VERSION OF 'LS253
- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY

ORDERING CODE: See Section 9

| PKGS | PIN OUT | COMMERCIAL GRADE | MILITARY GRADE | $\begin{aligned} & \text { PKG } \\ & \text { TYPE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%, \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | A | 74LS353PC |  | 9B |
| Ceramic DIP (D) | A | 74LS353DC | 54LS353DM | 6B |
| Flatpak <br> (F) | A | 74LS353FC | 54LS353FM | 4L |

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74LS (U.L.) HIGH/LOW |
| :---: | :---: | :---: |
| $10 a-13 a$ | Side A Data Inputs | 0.5/0.25 |
| $10 \mathrm{~b}-13 \mathrm{~b}$ | Side B Data Inputs | 0.5./0.25 |
| $\mathrm{S}_{0}, \mathrm{~S}_{1}$ | Common Select Inputs | 0.5/0.25 |
| $\overline{O E}_{a}$ | Side A Output Enable Input (Active LOW) | 0.5/0.25 |
| $\overline{\mathrm{O}} \mathrm{E}_{\mathrm{b}}$ | Side B Output Enable Input (Active LOW) | 0.5/0.25 |
| $\overline{\mathbf{Z}}_{\mathrm{a}}, \overline{\mathbf{Z}}_{\mathrm{b}}$ | 3-State Outputs (Inverted) | $\begin{array}{r} 65 / 15 \\ (25) /(7.5) \end{array}$ |

## LOGIC SYMBOL



Vcc $=\operatorname{Pin} 16$
GND $=\operatorname{Pin} 8$

FUNCTIONAL DESCRIPTION - The '353 contains two identical 4-input multiplexers with 3-state outputs. They select two bits from four sources selected by common Select inputs ( $\mathrm{S}_{0}, \mathrm{~S}_{1}$ ). The 4-input multiplexers have individual Output Enable ( $\overline{\mathrm{OE}}_{a}, \overline{\mathrm{O}}_{b}$ ) inputs which when HIGH, force the outputs to a high impedance (high Z) state. The logic equations for the outputs are shown below:

$$
\begin{aligned}
& \bar{Z}_{a}=\overline{\overline{O E}_{a} \bullet\left(I_{0 a} \bullet \bar{S}_{1} \bullet \bar{S}_{0}+I_{1 a} \bullet \bar{S}_{1} \bullet S_{0}+I_{2 a} \bullet S_{1} \bullet \bar{S}_{0}+I_{3 a} \bullet S_{1} \bullet S_{0}\right)}
\end{aligned}
$$

If the outputs of 3-state devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so that there is no overlap.

TRUTH TABLE

| SELECT INPUTS |  | DATA INPUTS |  |  |  | OUTPUT ENABLE | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| So | S1 | 10 | 11 | $I_{2}$ | 13 | $\overline{\mathrm{OE}}$ | $\bar{Z}$ |
| X | X | X | X | X | X | H | (Z) |
| L | L | L | X | X | X | L | H |
| L | L | H | X | X | X | L | L |
| H | L | X | L | X | $x$ | L | H |
| H | L | X | H | X | X | L | L |
| L | H | $x$ | X | L | X | L | H |
| L | H | $x$ | X | H | X | L | L |
| H | H | X | X | X | L | L | H |
| H | H | X | X | X | H | L | L |

Address inputs $S_{0}$ and $S_{1}$ are common to both sections.
H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial
$(Z)=$ High Impedance

LOGIC DIAGRAM


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | 54/74LS |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max |  |  |
| Icc | Power Supply Current | Outputs HIGH |  | 12 | mA | $\begin{aligned} & \mathrm{Vcc}_{\mathrm{cc}}=\mathrm{Max} \\ & \mathrm{In}_{\mathrm{n}}, \mathrm{~S}_{\mathrm{n}}, \overline{\mathrm{OE}} \mathrm{n}=\mathrm{Gnd} \end{aligned}$ |
|  |  | Outputs OFF |  | 14 |  | $\begin{aligned} & V_{c c}=\operatorname{Max}, \overline{O E}_{n}=4.5 \mathrm{~V} \\ & \mathrm{In}_{\mathrm{n}}, \mathrm{~S}_{\mathrm{n}}=\mathrm{Gnd} \end{aligned}$ |

AC CHARACTERISTICS: $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 3 for waveforms and load configurations)

| SYMB OL | PARAMETER | 54/74LS |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $C_{L}=45 \mathrm{pF}$ |  |  |  |
|  |  | Min | Max |  |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $S_{n}$ to $\bar{Z}_{n}$ |  | $\begin{aligned} & 24 \\ & 32 \end{aligned}$ | ns | Figs. 3-1, 3-20 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tphe } \\ & \hline \end{aligned}$ | Propagation Delay In to $\overline{Z_{n}}$ |  | $\begin{aligned} & 15 \\ & 15 \end{aligned}$ | ns | Figs. 3-1, 3-4 |
| $\begin{aligned} & \text { tpzH } \\ & \text { tpzL } \end{aligned}$ | Output Enable Time |  | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | ns | $\begin{aligned} & \text { Figs. } 3-3,3-11,3-12 \\ & R_{L}=667 \Omega \end{aligned}$ |
| $\begin{aligned} & \text { tPHZ } \\ & \text { tpLz } \end{aligned}$ | Output Disable Time |  | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | ns | $\begin{aligned} & \text { Figs. 3-3, 3-11, 3-12 } \\ & R_{L}=667 \Omega, C_{L}=5 \mathrm{pF} \end{aligned}$ |

