## 54LS/74LS502 <br> 8-BIT SUCCESSIVE APPROXIMATION REGISTER

DESCRIPTION - The 'LS502 is an 8-bit register with the interstage logic necessary to perform serial-to-parallel conversion and provide an active LOW Conversion Complete ( $\overline{\mathrm{CC}}$ ) signal coincident with storage of the eighth bit. An active LOW Start ( $\overline{\mathrm{S}}$ ) input performs synchronous initialization which forces $\mathrm{Q}_{7}$ LOW and all other outputs HIGH. Subsequent clocks shift this $\mathrm{Q}_{7}$ LOW signal downstream which simultaneously backfills the register such that the first serial data ( $D$ input) bit is stored in $Q_{7}$, the second bit in $Q_{6}$, the third in $Q_{5}$, etc. The serial input data is also synchronized by an auxiliary flip-flop and brought out on QD.

Designed primarily for use in the successive approximation technique for analog-to-digital conversion, the 'LS502 can also be used as a serial-to-parallel converter ring counter and as the storage and control element in recursive digital routines.

- LOW POWER SCHOTTKY VERSION OF 2502
- STORAGE AND CONTROL FOR SUCCESSIVE APPROXIMATION A TO D CONVERSION
- PERFORMS SERIAL-TO-PARALLEL CONVERSION

ORDERING CODE: See Section 9

| PKGS | $\begin{aligned} & \text { PIN } \\ & \text { OUT } \end{aligned}$ | COMMERCIAL GRADE | MILITARY GRADE | $\begin{aligned} & \text { PKG } \\ & \text { TYPE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | A | 74LS502PC |  | 9B |
| Ceramic DIP (D) | A | 74LS502DC | 54LS502DM | 6B |
| Flatpak <br> (F) | A | 74LS502FC | 54LS502FM | 4L |



LOGIC SYMBOL


INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74LS (U.L.) HIGH/LOW |
| :---: | :---: | :---: |
| D | Serial Data Input | 0.5/0.25 |
| $\overline{\mathrm{s}}$ | Start Input (Active LOW) | 0.5/0.25 |
| CP | Clock Pulse Input (Active Rising Edge) | 0.5/0.25 |
| Qd | Synchronized Serial Data Output | $\begin{gathered} 10 / 5.0 \\ (2.5) \end{gathered}$ |
| $\overline{\mathrm{CC}}$ | Conversion Complete Output (Active LOW) | $\begin{array}{r} 10 / 5.0 \\ (2.5) \end{array}$ |
| $\mathrm{Q}_{0}-\mathrm{Q}_{7}$ | Parallel Register Outputs | $\begin{array}{r} 10 / 5.0 \\ (2.5) \end{array}$ |
| $\overline{\mathrm{Q}}_{7}$ | Complement of Q7 Output | $\begin{array}{r} 10 / 5.0 \\ (2.5) \end{array}$ |



Note: Cell logic is repeated for register stages $Q_{5}$ to $Q_{1}$.

FUNCTIONAL DESCRIPTION - The register stages are composed of transparent RS latches arranged in master/slave pairs. The master and slave latches are enabled separately by non-overlapping complementary signals $\phi_{1}$ and $\phi_{2}$ derived internally from the CP input. Master latches are enabled when CP is LOW and slave latches are enabled when CP is HIGH. Information is transferred from master to slave, and thus to the outputs, by the LOW-to-HIGH transition of CP.

Initializing the register requires a LOW signal on $\overline{\mathrm{S}}$ while exercising CP. With $\overline{\mathrm{S}}$ and CP LOW, all master latches are SET (Q side HIGH). A LOW-to-HIGH CP transition, with $\bar{S}$ remaining LOW, then forces the slave latches to the condition wherein $Q_{7}$ is LOW and all other register outputs, including $\overline{\mathrm{CC}}$, are HIGH. This condition will prevail as long as $\bar{S}$ remains LOW, regardless of subsequent $C P$ rising edge. To start the conversion process, $\bar{S}$ must return to the HIGH state. On the next CP rising edge, the information stored in the serial data input latch is transferred to $Q_{D}$ and $Q_{7}$, while $Q_{6}$ is forced to the LOW state. On the rising edge of the next seven clocks, this LOW signal is shifted downstream, one bit at a time, while the serial data enters the register position one bit behind this LOW signal, as shown in the Truth Table. Note that after a serial data bit appears at a particular output, that register position undergoes no further changes. After the shifted LOW signal reaches $\overline{\mathrm{CC}}$, the register is locked up and no further changes can occur until the register is initialized for the next conversion process.

Figure a shows a simplified hook-up of a 'LS502, a D/A converter and a comparator arranged to convert an analog input voltage into an 8-bit binary number by the successive approximation technique. Figure $b$ is an idealized graph showing the various values that the D/A converter output voltage can assume in the course of the conversion. The vertical axis is calibrated in fractions of the full-scale output capability of the D/A converter and the horizontal axis represents the successive states of the Truth Table. At time $t_{1}, Q_{7}$ is LOW and $Q_{6}$ - $Q_{0}$ are HIGH, causing the D/A output to be one-half of full scale. If the analog input voltage is greater than this voltage the comparator output (hence the D input of the 'LS502) will be LOW, and at times $t_{2}$ the D/A output will rise to three-fourths of full scale because $Q_{7}$ will remain LOW and contribute $50 \%$ while $Q_{6}$ is forced LOW and contributes another $25 \%$. On the other hand, if the analog input voltage is less than one-half of full scale, the comparator output will be HIGH and $Q_{7}$ will go HIGH at $t_{2}$. Q6 will still be forced LOW at $t_{2}$, and the D/A output will decrease to $25 \%$ of full scale. Thus with each successive clock, the D/A output will change by smaller increments. When the conversion is completed at tg, the binary number represented by the register outputs will be the numerator of the fraction $n / 256$, representing the analog input voltage as a fraction of the fullscale output D/A converter.



Fig. $\mathbf{b}$

TRUTH TABLE

| Time | INP | UTS | OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{n}$ | D | $\overline{\mathrm{S}}$ | QD | Q7 | Q6 | Q5 | Q4 | Q3 | Q2 | Q1 | Qo | $\overline{\mathrm{CC}}$ |  |  |
| 0 | X | L | X | X | X | X | X | X | X | X | X | X |  |  |
| 1 | D7 | H | $x$ | L | H | H | H | H | H | H | H | H |  |  |
| 2 | $\mathrm{D}_{6}$ | H | D7 | $\mathrm{D}_{7}$ | L | H | H | H | H | H | H | H |  |  |
| 3 | D6 | H | D6 | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | L | H | H | H | H | H | H |  |  |
| 4 | $\mathrm{D}_{4}$ | H | D5 | $\mathrm{D}_{7}$ | D6 | D5 | L | H | H | H | H | H |  |  |
| 5 | $\mathrm{D}_{3}$ | H | $\mathrm{D}_{4}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | L | H | H | H | H |  |  |
| 6 | $\mathrm{D}_{2}$ | H | D3 | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | D5 | D4 | $\mathrm{D}_{3}$ | L | H | H | H |  |  |
| 7 | $\mathrm{D}_{1}$ | H | $\mathrm{D}_{2}$ | $\mathrm{D}_{7}$ | D6 | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | L | H | H |  |  |
| 8 | D0 | H | $\mathrm{D}_{1}$ | $\mathrm{D}_{7}$ | D6 | D5 | D4 | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | L | H |  |  |
| 9 | X | H | Do | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | D5 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | Do | L |  | $=$ HIGH Voltage Level |
| 10 | X | H | X | D7 | D6 | D5 | D4 | D3 | $\mathrm{D}_{2}$ | D1 | Do | L |  | = LOW Voltage Level $=\text { Immaterial }$ |

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER | 54/74LS |  | UNITS |
| :--- | :--- | :---: | :---: | :---: |

AC CHARACTERISTICS: $\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 3 for U.L. waveforms and load configurations)

| SYMBOL | PARAMETER |  |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $C_{L}=15 \mathrm{pF}$ |  |  |  |
|  |  | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 15 |  | MHz | Figs. 3-1, 3-8 |
| tplH tPHL | Propagation Delay $C P$ to $Q_{n}$ or $\overline{C C}$ |  | $\begin{aligned} & 38 \\ & 28 \end{aligned}$ | ns |  |

AC OPERATING REQUIREMENTS: $\mathrm{VCC}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | 54/74LS |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time HIGH or LOW $\bar{S}$ to CP | $\begin{aligned} & 16 \\ & 16 \end{aligned}$ |  | ns | Fig. 3-6 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time HIGH or LOW $\overline{\mathrm{S}}$ to CP | 0 0 |  | ns |  |
| $\begin{aligned} & t_{s}(H) \\ & t_{s}(L) \end{aligned}$ | Setup Time HIGH or LOW D to CP | $\begin{aligned} & 8.0 \\ & 8.0 \\ & \hline \end{aligned}$ |  | ns | Fig. 3-6 |
| $\begin{aligned} & \operatorname{th}(H) \\ & \operatorname{th}(L) \end{aligned}$ | Hold Time HIGH or LOW D to CP | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | ns |  |
| $\begin{aligned} & t_{w}(H) \\ & t_{w}(L) \end{aligned}$ | CP Pulse Width HIGH or LOW | $\begin{aligned} & 20 \\ & 46 \end{aligned}$ |  | ns | Fig. 3-8 |

