## 54/74165 54LS/74LS165 <br> 8-BIT PARALLEL-TO-SERIAL CONVERTER

DESCRIPTION - The '165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load ( $\overline{\mathrm{PL}}$ ) input is LOW. With $\overline{\mathrm{PL}} \mathrm{HIGH}$, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (Ds) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.

ORDERING CODE: See Section 9

| PKGS | PIN | COMMERCIAL GRADE | MILITARY GRADE | PKG |
| :--- | :---: | :---: | :---: | :---: |
|  | OUT | VCC $=+5.0 \mathrm{~V} \pm 5 \%$, <br> $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$, <br> $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TYPE |
| Plastic <br> DIP (P) | A | $74165 \mathrm{PC}, 74 \mathrm{LS} 165 \mathrm{PC}$ |  | 9 B |
| Ceramic <br> DIP (D) | A | $74165 \mathrm{DC}, 74 \mathrm{LS} 165 \mathrm{DC}$ | $54165 \mathrm{DM}, 54 \mathrm{LS} 165 \mathrm{DM}$ | 6 B |
| Flatpak <br> (F) | A | $74165 \mathrm{FC}, 74 \mathrm{LS} 165 \mathrm{FC}$ | $54165 \mathrm{FM}, 54 \mathrm{LS} 165 \mathrm{FM}$ | 4 L |

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74 (U.L.) <br> HIGH/LOW | 54/74LS (U.L.) <br> HIGH/LOW |
| :--- | :--- | :---: | :---: |
| $\mathrm{CP}_{1}, \mathrm{CP}_{2}$ | Clock Pulse Inputs (Active Rising Edge) | $1.0 / 1.0$ | $0.5 / 0.25$ |
| $\mathrm{D}_{\mathbf{S}}$ | Serial Data Input | $1.0 / 1.0$ | $0.5 / 0.25$ |
| PL | Asynchronous Parallel Load Input | $2.0 / 2.0$ | $1.5 / 0.75$ |
| $\mathrm{P}_{0}-\mathrm{P}_{7}$ | (Active LOW) |  |  |
| $\mathrm{Q}_{7}$ | Parallel Data Inputs | $1.0 / 1.0$ | $0.5 / 0.25$ |
| $\bar{Q}_{7}$ | Serial Output From Last Stage | $20 / 10$ | $10 / 5.0$ |
|  | Complementary Output | $20 / 10$ | $(2.5)$ |

LOGIC SYMBOL


FUNCTIONAL DESCRIPTION - The '165 contains eight clocked master/slave RS flip-flops connected as a shift register with auxiliary gating to provide overriding asynchronous parallel entry. Parallel data enters when the $\overline{P L}$ signal is LOW. The parallel data can change while $\overline{P L}$ is LOW provided that the recommended setup and hold times are observed.

For clocked operation, $\overline{\mathrm{PL}}$ must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

TRUTH TABLE

| $\overline{\text { PL }}$ | CP | CONTENTS |  |  |  |  |  |  |  | RESPONSE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 12 | Qo | $Q_{1}$ | $Q_{2}$ | Q3 | Q4 | Q5 | Q6 | Q7 |  |
| L | $\mathrm{X} \quad \mathrm{X}$ | Po | $\mathrm{P}_{1}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{3}$ | $\mathrm{P}_{4}$ | P5 | P6 | $P_{7}$ | Parallel Entry |
| H | L $\quad$ | Ds | Qo | $\mathrm{Q}_{1}$ | Q2 | Q3 | $\mathrm{Q}_{4}$ | Q5 | Q6 | Right Shift |
| H | $\mathrm{H} \sim$ | Qo | Q1 | $Q_{2}$ | Q3 | $\mathrm{Q}_{4}$ | Q5 | Q6 | Q7 | No Change |
| H | $\sim L$ | Ds | Qo | $Q_{1}$ | Q2 | Q3 | Q4 | Q5 | Q6 | Right Shift |
| H | $\bigcirc \mathrm{H}$ | Qo | Q1 | $\mathrm{Q}_{2}$ | Q3 | Q4 | Q5 | Q6 | Q7 | No Change |

$H=H I G H$ Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

## LOGIC DIAGRAM



| $\frac{\text { DC CHAR/ }}{\text { SYMBOL }}$ | PARAMETER |  | 54/74 |  | 54/74LS |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |  |
| los | Output Short Circuit Current | XM | -20 | -55 |  |  | mA | $\mathrm{Vcc}=\mathrm{Max}$ |
|  |  | XC | -18 | -55 |  |  |  |  |
| Icc | Power Supply Current |  |  | 63 |  | 36 | mA | $\begin{aligned} & \mathrm{Vcc}=\mathrm{Max}, \overline{\mathrm{PL}}=\square \Sigma \\ & \mathrm{P}_{\mathrm{n}}=Z \mathrm{CP}_{1}, \mathrm{CP}_{2}=4.5 \mathrm{~V} \end{aligned}$ |

AC CHARACTERISTICS: $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 3 for waveforms and load configurations)

| SYMBOL | PARAMETER |  | 174 | 54/7 | 4LS | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=400 \Omega \end{aligned}$ |  | $C_{L}=15 \mathrm{pF}$ |  |  |  |
|  |  | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Clock Frequency | 20 |  | 30 |  | MHz | Figs. 3-1, 3-8 |
| tPLH | Propagation Delay $\overline{\mathrm{PL}}$ to $\mathrm{Q}_{7}$ or $\overline{\mathrm{Q}}_{7}$ |  | $\begin{aligned} & 31 \\ & 40 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | ns | Figs. 3-1, 3-16 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\mathrm{CP}_{1}$ to $\mathrm{Q}_{7}$ or $\overline{\mathrm{Q}}_{7}$ |  | $\begin{aligned} & 24 \\ & 31 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ | ns | Figs. 3-1, 3-8 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $P_{7}$ to $Q_{7}$ |  | $\begin{aligned} & 17 \\ & 36 \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 30 \end{aligned}$ | ns | Figs. 3-1, 3-5 |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $\mathrm{P}_{7}$ to $\mathrm{Q}_{7}$ |  | $\begin{aligned} & 27 \\ & 27 \end{aligned}$ |  | $\begin{aligned} & 30 \\ & 25 \end{aligned}$ | ns | Figs. 3-1, 3-4 |

AC OPERATING REQUIREMENTS: $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | 54/74 |  | 54/74LS |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup Time HIGH or LOW $P_{n}$ to $\overline{\mathrm{PL}}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | ns | Fig. 3-13 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | Hold Time HIGH or LOW $P_{n}$ to $\overline{P L}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  | ns |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(H) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time HIGH or LOW Ds to CPn | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | ns | Fig. 3-6 |
| $\begin{aligned} & \operatorname{th}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{th}_{\mathrm{n}}(\mathrm{~L}) \end{aligned}$ | Hold Time HIGH or LOW Ds to CPn | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  | ns |  |
| $\mathrm{ts}_{\text {s }}(\mathrm{H})$ | Setup Time HIGH $C P_{1}$ to $C P_{2}$ or $C P_{2}$ to $C P_{1}$ | 30 |  | 30 |  | ns |  |
| tw (H) | CP ${ }_{\text {n }}$ Pulse Width HIGH | 25 |  | 20 |  | ns | Fig. 3-8 |
| $t_{w}(L)$ | $\overline{\text { PL }}$ Pulse Width LOW | 15 |  | 15 |  | ns | Fig. 3-16 |
| trec | Recovery Time PL to CPn | 45 |  | 15 |  | ns |  |

