## 54/74196 54LS/74LS196

## PRESETTABLE DECADE COUNTERS


#### Abstract

DESCRIPTION - The '196 decade ripple counter is partitioned into divide-by-two and divide-by-five sections which can be combined to count either in BCD (8421) sequence or in a bi-quinary mode producing a $50 \%$ duty cycle output. Both circuit types have a Master Reset ( $\overline{\mathrm{MR}}$ ) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input ( $\overline{\mathrm{PL}})$ overrides clocked operations and asynchronously loads the data on the Parallel Data inputs ( $P_{n}$ ) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when $\overline{P L}$ is LOW and storing the data when $\overline{\mathrm{PL}}$ is HIGH. In the counting modes, state changes are initiated by the falling edge of the clock.




- HIGH COUNTING RATES - TYPICALLY 60 MHz
- CHOICE OF COUNTING MODES - BCD, BI-QUINARY, BINARY - ASYNCHRONOUS PRESET AND MASTER RESET

ORDERING CODE: See Section 9

| PKGS | $\begin{aligned} & \text { PIN } \\ & \text { OUT } \end{aligned}$ | COMMERCIAL GRADE | MILITARY GRADE | $\begin{aligned} & \text { PKG } \\ & \text { TYPE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & V_{C C}=+5.0 \mathrm{~V} \pm 5 \%, \\ & T_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \% \\ \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | A | 74196PC, 74LS196PC |  | 9A |
| Ceramic DIP (D) | A | 74196DC, 74LS196DC | 54196DM, 54LS196DM | 6A |
| Flatpak <br> (F) | A | 74196FC, 74LS196FC | 54196FM, 54LS196FM | 31 |

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74 (U.L.) <br> HIGH/LOW | 54/74LS (U.L.) HIGH/LOW |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CP}} 0$ | $\div 2$ Section Clock Input (Active Falling Edge) | 2.0/3.0 | 1.0/1.5 |
| $\overline{\mathrm{CP}}{ }_{1}$ | $\div 5$ Section Clock Input (Active Falling Edge) | 3.0/4.0 | 2.0/1.75 |
| $\overline{M R}$ | Asynchronous Master Reset Input (Active LOW) | 2.0/2.0 | 1.0/0.5 |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Parallel Data Inputs | 1.0/1.0 | 0.5/0.25 |
| $\overline{\mathrm{PL}}$ | Asynchronous Parallel Load Input (Active LOW) | 1.0/1.0 | 0.5/0.25 |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}{ }^{*}$ | Flip-flop Outputs* | 20/10 | $\begin{array}{r} 10 / 5.0 \\ (2.5) \end{array}$ |

[^0]FUNCTIONAL DESCRIPTION - The '196 and '197 are asynchronous presettable decade and binary ripple counters. The '196 decade counter is partitioned into divide-by-two and divide-by-five sections while the '197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH-to-LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the $Q$ outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The $\overline{\mathrm{CP}}{ }_{0}$ input serves the $Q_{0}$ flip-flop in both circuit types while the $\overline{\mathrm{CP}}_{1}$ input serves the divide-by-five or divide-by-eight section. The $\mathrm{Q}_{0}$ output is designed and specified to drive the rated fan-out plus the $\overline{\mathrm{CP}}_{1}$ input. With the input frequency connected to $\overline{\mathrm{CP}}_{0}$ and with $\mathrm{Q}_{0}$ driving $\overline{\mathrm{CP}}_{1}$, the '197 forms a straight forward modulo-16 counter, with $\mathrm{Q}_{0}$ the least significant output and $Q_{3}$ the most significant output.

The '196 decade counter can be connected up to operate in two different count sequences. With the input frequency connected to $\overline{C P} 0$ and with $Q_{0}$ driving $\overline{C P}_{1}$, the circuit counts in the $\mathrm{BCD}(8421)$ sequence. With the input frequency connected to $\overline{\mathrm{CP}} 1$ and $\mathrm{Q}_{3}$ driving $\overline{\mathrm{CP}} \mathrm{P}_{0}$, $\mathrm{Q}_{0}$ becomes the low frequency output and has a $50 \%$ duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The '196 and '197 have an asynchronous active LOW Master Reset input ( $\overline{\mathrm{MR}}$ ) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input ( $\overline{\mathrm{PL}}$ ) overrides the clock inputs and loads the data from Parallel Data ( $\mathrm{P}_{0}-P_{3}$ ) inputs into the flip-flops. While $\overline{\mathrm{PL}}$ is LOW, the counters act as transparent latches and any change in the $P_{n}$ inputs will be reflected in the outputs. In order for the intended parallel data to be entered and stored, the recommended setup and hold times with respect to the rising edge of $\overline{P L}$ should be observed.

## LOGIC DIAGRAM


$\div 5$ STATE DIAGRAM


BCD STATE DIAGRAM


MODE SELECT TABLE

| INPUTS |  |  | RESPONSE |
| :--- | :--- | :--- | :--- | :--- |
| $\overline{\mathrm{MR}}$ | $\overline{\mathrm{PL}}$ | $\overline{\mathrm{CP}}$ |  |
| L | X | X | $\mathrm{Q}_{\mathrm{n}}$ forced LOW |
| H | L | X | $\mathrm{P}_{\mathrm{n}} \rightarrow \mathrm{Q}_{\mathrm{n}}$ |
| H | H | L | Count Up |

H = HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARMETER |  | $54 / 74$ |  | $54 / 74 L S$ | UNITS |
| :--- | :--- | ---: | ---: | ---: | ---: | :--- |

## 196

AC CHARACTERISTICS: $V_{C C}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 3 for waveforms and load configurations)

| SYMBOL | PARAMETER |  |  | /74 | 54/ | 4LS | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=400 \Omega \end{aligned}$ |  | $C_{L}=15 \mathrm{pF}$ |  |  |  |
|  |  |  | Min | Max | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Count <br> Frequency at $\overline{\mathrm{CP}_{0}}$ | $\begin{aligned} & \hline \text { '196 } \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 45 \\ 50 \\ \hline \end{array}$ |  | MHz | Figs. 3-1, 3-9 |
| $f_{\text {max }}$ | Maximum Count Frequency at $\overline{C P}_{1}$ | $\begin{aligned} & \text { '196 } \\ & \hline 197 \end{aligned}$ | $\begin{aligned} & 25 \\ & 25 \end{aligned}$ |  | $\begin{array}{\|r} 22.5 \\ 25 \end{array}$ |  | MHz | Fig. 3-9 |
| tpLH $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay $\overline{C P}_{0}$ to $\mathrm{Q}_{0}$ |  |  | $\begin{aligned} & 12 \\ & 15 \end{aligned}$ |  | $\begin{aligned} & 12 \\ & 12 \end{aligned}$ | ns | Figs. 3-1, 3-9 |
| $\overline{\text { tpLH }}$ tPHL | Propagation Delay $\overline{C P}_{1}$ to $Q_{1}$ |  |  | $\begin{aligned} & 18 \\ & 21 \end{aligned}$ |  | $\begin{aligned} & 14 \\ & 14 \end{aligned}$ | ns | Figs. 3-1, 3-9 |
| $\overline{\text { tpLH }}$ tpHL | Propagation Delay $\overline{C P}_{1}$ to $Q_{2}$ | '196 |  | $\begin{aligned} & 36 \\ & 42 \end{aligned}$ |  | $\begin{aligned} & 34 \\ & 32 \end{aligned}$ | ns | Figs. 3-1, 3-9 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \mathrm{CP}_{1} \text { to } \mathrm{Q}_{2} \end{aligned}$ | '197 |  | $\begin{aligned} & 36 \\ & 42 \end{aligned}$ |  | $\begin{aligned} & 36 \\ & 34 \end{aligned}$ | ns | Figs. 3-1, 3-9 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Propagation Delay } \\ & \mathrm{CP}_{1} \text { to } \mathrm{Q}_{3} \end{aligned}$ | '196 |  | $\begin{aligned} & 21 \\ & 18 \end{aligned}$ |  | $\begin{aligned} & 18 \\ & 18 \end{aligned}$ | ns | Figs. 3-1, 3-9 |
| tpLH tph | Propagation Delay $\overline{C P}{ }_{1}$ to $Q_{3}$ | '197 |  | $\begin{aligned} & 54 \\ & 63 \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 55 \\ & \hline \end{aligned}$ | ns | Figs. 3-1, 3-9 |
| tple tPhL | Propagation Delay $P_{n}$ to $Q_{n}$ |  |  | $\begin{aligned} & 24 \\ & 38 \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 35 \end{aligned}$ | ns | Figs. 3-2, 3-5 |
| tpLH tphL | Propagation Delay $\overline{P L}$ to $Q_{n}$ |  |  | $\begin{aligned} & 33 \\ & 36 \end{aligned}$ |  | $\begin{aligned} & 24 \\ & 35 \\ & \hline \end{aligned}$ | ns | Figs. 3-1, 3-17 |
| tPHL | Propagation Delay $\overline{M R}$ to $Q_{n}$ |  |  | 37 |  | 37 | ns | Figs. 3-1, 3-17 |

AC OPERATING REQUIREMENTS: $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER |  | 54/74 |  | 54/74LS |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |  |
| $\begin{aligned} & \mathbf{t s}_{s}(H) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \end{aligned}$ | Setup Time HIGH or LOW $P_{n}$ to $\overline{P L}$ |  | $\begin{aligned} & 10 \\ & 15 \end{aligned}$ |  | $\begin{array}{r} 8.0 \\ 12 \end{array}$ |  | ns | Fig. 3-13 |
| $\begin{aligned} & \operatorname{tn}(H) \\ & \operatorname{tn}(L) \end{aligned}$ | $\begin{aligned} & \text { Hold Time HIGH or LOW } \\ & P_{n} \text { to } \overline{\mathrm{PL}} \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{array}{r} 0 \\ 6.0 \end{array}$ |  | ns | Fig. 3-13 |
| $\mathrm{tw}_{\text {w }}(\mathrm{H})$ | $\overline{C P}_{0}$ Pulse Width HIGH | $\begin{aligned} & \hline 196 \\ & \hline 197 \end{aligned}$ | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & 12 \\ & 10 \end{aligned}$ |  | ns | Fig. 3-9 |
| $\mathrm{tw}_{\text {( }}(\mathrm{H})$ | $\overline{\mathrm{CP}}_{1}$ Pulse Width HIGH | $\begin{aligned} & \hline 196 \\ & \hline 197 \end{aligned}$ | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & 24 \\ & 20 \end{aligned}$ |  | ns | Fig. 3-9 |
| ${ }_{\text {tw }}(L)$ | $\overline{\text { PL Pulse Width LOW }}$ |  | 20 |  | 18 |  | ns | Fig. 3-17 |
| $\mathrm{tw}^{\text {w }}$ (L) | $\overline{M R}$ Pulse Width LOW |  | 15 |  | 12 |  | ns | Fig. 3-17 |
| trec | Recovery Time $\overline{\mathrm{PL}}$ to $\overline{C P}_{n}$ |  | 20 |  | 16 |  | ns | Fig. 3-17 |
| trec | $\begin{aligned} & \text { Recovery Time } \\ & \overline{M R} \text { to } \overline{C P} n \end{aligned}$ |  | 20 |  | 18 |  | ns | Fig. 3-17 |


[^0]:    $\cdot O_{0}$ is guaranteed to drive the full rated fan-out plus the $\overline{\mathrm{CP}}$, input.

