## 54/7494 4-BIT SHIFT REGISTER

DESCRIPTION - The '94 contains four dc coupled RS master/slave flipflops with serial data entry into the first stage for synchronous Serial-in/ Serial-out operation, and with a common asynchronous Clear and two sets of individual asynchronous Preset inputs. Preset inputs $\mathrm{P}_{1 \mathrm{x}}$ are enabled by a HIGH signal on PL1 and Preset inputs $\mathrm{P}_{2}$ a are enabled by a HIGH signal on PL2. The normal procedure for paralled entry of data consists of resetting the flip-flops by applying a momentary HIGH signal to CL, followed by a HIGH signal on either PL1, or PL2, depending on which set of parallel data is desired. For serial operation the CL and both PL inputs must be LOW. Serial transfer is initiated by the rising edge of the clock.

ORDERING CODE: See Section 9

| PKGS | $\begin{aligned} & \text { PIN } \\ & \text { OUT } \end{aligned}$ | COMMERCIAL GRADE | MILITARY GRADE | $\begin{aligned} & \text { PKG } \\ & \text { TYPE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \% \\ & \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  |
| Plastic DIP (P) | A | 7494PC |  | 9 B |
| Ceramic DIP (D) | A | 7494DC | 5494DM | 7B |
| Flatpak (F) | A | 7494FC | 5494FM | 4L |

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 54/74 (U.L.) HIGH/LOW |
| :---: | :---: | :---: |
| $P_{1 A}-P_{10}$ | Source 1 Parallel Data Inputs | 1.0/1.0 |
| $\mathrm{P}_{2} \mathrm{~A}-\mathrm{P}_{2 \mathrm{D}}$ | Source 2 Parallel Data Inputs | 1.0/1.0 |
| PL1 | Asynchronous Parallel Load Input (Source 1) | 4.0/4.0 |
| PL2 | Asynchronous Parallel Load Input (Source 2) | 4.0/4.0 |
| Ds | Serial Data Input | 1.0/1.0 |
| CP | Clock Pulse Input (Active Rising Edge) | 1.0/1.0 |
| CL | Asynchronous Clear Input (Active HIGH) | 1.0/1.0 |
| QD | Serial Data Output | 10/10 |

## LOGIC SYMBOL

TRUTH TABLE

| INPUTS |  |  |  | OUTPUTS | RESPONSE |
| :--- | :---: | :---: | :---: | :---: | :--- |
| CP | CL | $\mathrm{PL}_{1} \bullet \mathrm{P}_{1 D}$ | $\mathrm{PL}_{2} \bullet \mathrm{P}_{2 \mathrm{D}}$ | QD |  |
| X | H | L | L | L | Clear |
| X | L | H | X | H | Preset |
| X | L | X | H | H | Preset |
| X | H | H | X | H | Indeterminate |
| X | H | X | H | H | Indeterminate |
| S | L | L | L | QC | Shift Right |

NOTE: All four flip-flops respond in a similar manner.
H = HIGH Voltage Level
$L=$ LOW Voltage Level

$$
\bar{x}=\text { Immaterial }
$$

LOGIC DIAGRAM


## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | 54/74 |  | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |

AC CHARACTERISTICS: $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (See Section 3 for waveforms and load configurations)

| SYMBOL | PARAMETER |  |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & C_{L}=15 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=400 \Omega \end{aligned}$ |  |  |  |
|  |  | Min | Max |  |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Shift Frequency | 10 |  | MHz | Figs. 3-1, 3-8 |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \end{aligned}$ | Propagation Delay CP to QD |  | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | ns | Figs. 3-1, 3-8 |
| tPLH | Propagation Delay, PLn to Qd |  | 35 | ns | Figs. 3-1, 3-17 |
| tPHL | Propagation Delay, CL to QD |  | 40 |  |  |

AC OPERATING REQUIREMENTS: $\mathrm{V} c \mathrm{C}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | 54/74 |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| ts (H) | Setup Time HIGH, Ds to CP | 35 |  | ns | Fig. 3-6 |
| $\operatorname{th}(H)$ | Hold Time HIGH, Ds to CP | 0 |  | ns |  |
| $\mathrm{ts}_{s}(\mathrm{~L})$ | Setup Time LOW, Ds to CP | 25 |  | ns | Fig. 3-6 |
| $\operatorname{tn}(L)$ | Hold Time LOW, Ds to CP | 0 |  | ns |  |
| $\mathrm{ta}_{w}(\mathrm{H})$ | CP Pulse Width HIGH | 35 |  | ns | Fig. 3-8 |
| $t_{w}(H)$ | CL Pulse Width HIGH | 30 |  | ns | Fig. 3-16 |
| ${ }_{\text {tw }}(H)$ | PLn Pulse Width HIGH | 30 |  | ns | Fig. 3-16 |

