



## 74LVX00 Low Voltage Quad 2-Input NAND Gate

### General Description


The LVX00 contains four 2-input NAND gates. The inputs tolerate voltages up to 7V allowing the interface of 5V systems to 3V systems.

### Features

- Input voltage level translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Available in SOIC JEDEC, SOIC EIAJ and SSOP packages
- Guaranteed simultaneous switching noise level and dynamic threshold performance


**Ordering Code:** See Section 11

### Logic Symbol



TL/F/11551-3

### Connection Diagram



TL/F/11551-2

Pin Names	Description
$A_n, B_n$ $\bar{O}_n$	Inputs Outputs

	SOIC JEDEC	SOIC EIAJ	SSOP TYPE I
Order Number	74LVX00M 74LVX00MX	74LVX00SJ 74LVX00SJX	74LVX00MSCX
See NS Package Number	M14A	M14D	MSC14

## Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	$-0.5V$ to $+7.0V$
DC Input Diode Current ( $I_{IK}$ ) $V_I = -0.5V$	$-20\text{ mA}$
DC Input Voltage ( $V_I$ )	$-0.5V$ to $7V$
DC Output Diode Current ( $I_{OK}$ ) $V_O = -0.5V$	$-20\text{ mA}$
	$V_O = V_{CC} + 0.5V$
DC Output Voltage ( $V_O$ )	$-0.5V$ to $V_{CC} + 0.5V$
DC Output Source or Sink Current ( $I_O$ )	$\pm 25\text{ mA}$
DC $V_{CC}$ or Ground Current ( $I_{CC}$ or $I_{GND}$ )	$\pm 50\text{ mA}$
Storage Temperature ( $T_{STG}$ )	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Power Dissipation	180 mW

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## DC Electrical Characteristics

Symbol	Parameter	$V_{CC}$	74LVX00			74LVX00			Units	Conditions		
			$T_A = +25^{\circ}\text{C}$			$T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$						
			Min	Typ	Max	Min	Max					
$V_{IH}$	High Level Input Voltage	2.0 3.0 3.6	1.5 2.0 2.4			1.5 2.0 2.4			V			
$V_{IL}$	Low Level Input Voltage	2.0 3.0 3.6		0.5 0.8 0.8			0.5 0.8 0.8		V			
$V_{OH}$	High Level Output Voltage	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0		1.9 2.9 2.48			V	$V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OH} = -50\text{ }\mu\text{A}$ $I_{OH} = -50\text{ }\mu\text{A}$ $I_{OH} = -4\text{ mA}$		
$V_{OL}$	Low Level Output Voltage	2.0 3.0 3.0		0.0 0.0 0.36	0.1 0.1 0.44		0.1 0.1 0.44		V	$V_{IN} = V_{IL}$ or $V_{IH}$ $I_{OL} = 50\text{ }\mu\text{A}$ $I_{OL} = 50\text{ }\mu\text{A}$ $I_{OL} = 4\text{ mA}$		
$I_{IN}$	Input Leakage Current	3.6		$\pm 0.1$			$\pm 1.0$		$\mu\text{A}$	$V_{IN} = 5.5\text{V}$ or GND		
$I_{CC}$	Quiescent Supply Current	3.6		2.0			20.0		$\mu\text{A}$	$V_{IN} = V_{CC}$ or GND		

**Noise Characteristics:** See Section 2 for Test Methodology

Symbol	Parameter	V <sub>CC</sub> (V)	74LVX00		Units	C <sub>L</sub> (pF)		
			T <sub>A</sub> = 25°C					
			Typ	Limit				
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3	0.3	0.5	V	50		
V <sub>OVL</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3	-0.3	-0.5	V	50		
V <sub>IHD</sub>	Minimum High Level Dynamic Input Voltage	3.3		2.0	V	50		
V <subild< sub=""></subild<>	Maximum Low Level Dynamic Input Voltage	3.3		0.8	V	50		

Note: (Input t<sub>r</sub> = t<sub>f</sub> = 3 ns)**AC Electrical Characteristics:** See Section 2 for Test Methodology

Symbol	Parameter	V <sub>CC</sub> (V)	74LVX00			74LVX00			Units	C <sub>L</sub> (pF)		
			T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C						
			Min	Typ	Max	Min	Max					
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time	2.7	5.4	10.1		1.0	12.5		ns	15		
			7.9	13.6		1.0	16.0			50		
		3.3 ± 0.3	4.1	6.2		1.0	7.5		ns	15		
			6.6	9.7		1.0	11.0			50		
t <sub>OSLH</sub> , t <sub>OHL</sub>	Output to Output Skew (Note 1)	2.7		1.5			1.5		ns	50		

Note 1: Parameter guaranteed by design t<sub>OSLH</sub> = |t<sub>PLHm</sub>-t<sub>PLHn</sub>|, t<sub>OHL</sub> = |t<sub>PHLm</sub>-t<sub>PHLn</sub>|**Capacitance**

Symbol	Parameter	74LVX00			74LVX00			Units	
		T <sub>A</sub> = +25°C			T <sub>A</sub> = -40°C to +85°C				
		Min	Typ	Max	Min	Max			
C <sub>IN</sub>	Input Capacitance	4	10		10			pF	
C <sub>PD</sub>	Power Dissipation Capacitance (Note 1)		19					pF	

Note 1: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.Average operating current can be obtained by the equation: I<sub>CC(opr.)</sub> =  $\frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{4 \text{ (per Gate)}}$