DESCRIPTION

The 82S27 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S27 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

The device includes on-chip decoding, 2 chip enable inputs, and open collector outputs for ease of memory expansion.

The 82S27 is available in the commercial temperature range (0°C to +75°C) and is specified as N82S27, F.


FEATURES

- Address access time: 40ns max
- Power dissipation: 0.6mW/bit typ
- Input loading: 1.6mA max
- On-chip address decodingNo separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER		RATING	UNIT	
Vcc	Supply voltage	+7	Vdc	
VIN	Input voltage	+5.5	Vdc	
	Output voltage		Vdc	
Vон	High	+5.5		
	Temperature range		°C	
TA	Operating	0 to +75		
TSTG	Storage	-65 to +150		
	VCC Vin Voh	Vcc Supply voltage Vin Input voltage Output voltage Voh High Temperature range TA Operating	Vcc Supply voltage +7 Vin Input voltage +5.5 Output voltage Voh High +5.5 Temperature range TA Operating 0 to +75	

DC ELECTRICAL CHARACTERISTICS 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75V \leq V_{CC} \leq 5.25V

PARAMETER Input voltage			LIMITS			
		TEST CONDITIONS	Min	Typ ²	Max	V
VIL	Low				.80	
ViH	High		2.0			1
V _{IC}	Clamp	I _{IN} = ~12mA		-1.0	-1.5	<u> </u>
	Output voltage					V
VOL	Low	$I_{OUT} = 32mA$		0.45	0.50	}
	Input current					
lıL.	Low	$V_{IN} = 0.50V$	1		-1.6	mA
lıн	High	$V_{IN} = 2.4V$			40	μA
		$V_{IN} = 5.5V$			1	mA
	Output current					μА
lolk	Leakage	\overline{CE}_1 or \overline{CE}_2 = High, V_{OUT} = 5.5V	1		100	'
	Capacitance	V _{CC} = 5.0V				pF
CIN	Input	$V_{IN} = 2.0V$	1	5		
Cout	Output	$V_{OUT} = 2.0V$, \overline{CE}_1 or $\overline{CE}_2 = High$	1	8		


AC ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \le T_{A} \le +75^{\circ}\text{C}$, $4.75\text{V} \le \text{V}_{CC} \le 5.25\text{V}$, $R_{1} = 270\Omega$, $R_{2} = 600\Omega$, $C_{L} = 30\text{pF}$

DADAMETED	то	FROM	LIMITS			
PARAMETER			Min	Typ ²	Max	UNIT
Access time					-	ns
TAA	Output	Address		30	40	
T _{CE}	Output	Chip enable		15	20	
Disable time						ns
T _{CD}	Output	Chip disable		15	20	


NOTES

- 1. Positive current is defined as into the terminal referenced.
- 2. Typical values are at $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SYSTEMS SPECIFICATIONS (Testing of these limits may cause programming of device.) TA = +25°C

PARAMETER			LIMITS			
		TEST CONDITIONS	Min	Тур	Max	UNIT
Vccp	Power supply voltage To program ¹	I _{CCP} = 300 ± 50mA, Transient or steady state	0.0		5.25	V
Vcch Vccl	Verify limit Upper Lower		5.0 4.5	5.25 4.75	5.5 5.0	V
Vs	Verify threshold ²		0.9	1.0	1.1	V
VIH VIL VIN	Input voltage High (except $\overline{\text{CE}}_1$) Low Program level ($\overline{\text{CE}}_1$ only)		3.0 0 14.0	0.4 14.5	5.0 0.5 15.0	V
liH liL liN	Input current High Low Program level (CE ₁ only)	$V_{IH} = +3.0V$ $V_{IL} = +0.5V$ $V_{IN} = +15.0V$			100 -1.6 15	μA mA mA
Vout	Output programming voltage ³	I _{OUT} = 115 ± 10mA, Transient or steady state	16.5	17.0	17.5	V
IOUT TR tp tD	Output programming current Output pulse rise time ⁴ Programming pulse width Pulse sequence delay	$V_{OUT} = +17.0 \pm 0.5V$	105 0.2 0.25 10	115	125 0.5 0.5	mA μs ms μs
T _{PR} T _{PS} T _{PR} T _{PR} +T _{PS}	Programming time Programming pause Programming duty cycle5	V _{CC} = V _{CCP} V _{CC} = 0V	6	50	12	sec sec

NOTES

- 1. Bypass V_{CC} to GND with a 0.01μF capacitor to reduce voltage spikes.
- Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Care should be taken to insure the 17 ± 0.5V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- 4. Measured with a 1K dummy load connected across the fusing source.
- Continuous fusing for an unlimited time is also allowed, provided that a 50% duty cycle is maintained.
 This may be accomplished by following each Program Verify cycle with a rest period (V_{CC} = 0V) of 0.5ms.

PROGRAMMING PROCEDURE

The 82S27 is shipped with all bits at logical low. To write logical high, proceed as follows:


Set-up

- 1. Apply GND to pin 12.
- 2. Terminate all device outputs with a $10k\Omega$ resistor to Vcc.
- 3. Set CE₂ to logic low.

Program-Verify Sequence

- Raise V_{CC} to V_{CCP}, and address the word to be programmed by applying TTL high and low logic levels to the device address inputs.
- After 10µs delay, apply to CE₁ (pin 13) a voltage source of 14.5 ± 0.5V, with 15mA sourcing current capability.
- 3. After $10\mu s$ delay, apply a voltage source of $+17.0\pm0.5V$ to the output to be programmed. The source must have a current limit of 115mA. Prgram one output at the time.
- 4. After $10\mu s$ delay, remove +17.0V supply from programmed output.
- 5. To verify programming, after 10μs delay, return CE₁ to 0V. Raise V_{CC} to V_{CCH} = +5.25 ± .25V. The programmed output should remain in the high state. Again, lower V_{CC} to V_{CCL} = +4.75 ± .25V, and verify that the programmed output remains in the high state.
- Raise V_{CC} to V_{CCP}, and repeat steps 2 through 5 to program other bits at the same address.
- 7. Repeat steps 1 through 6 to program all other address locations.

TYPICAL FUSING PATH



TYPICAL PROGRAMMING SEQUENCE

