

DESCRIPTION

The 82S27 is field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S27 is supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

The device includes on-chip decoding, 2 chip enable inputs, and open collector outputs for ease of memory expansion.



The 82S27 is available in the commercial temperature range (0°C to +75°C) and is specified as N82S27, F.

FEATURES

- Address access time: 40ns max
- Power dissipation: 0.6mW/bit typ
- Input loading: 1.6mA max
- On-chip address decoding
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible

APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATION**BLOCK DIAGRAM****ABSOLUTE MAXIMUM RATINGS**

PARAMETER		RATING*	UNIT
VCC	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
VOH	Output voltage	+5.5	Vdc
TA	High		
TA	Temperature range		°C
TSTG	Operating	0 to +75	
TSTG	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$



PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
		Min	Typ ²	Max	
V_{IL} V_{IH} V_{IC}	Input voltage Low High Clamp $I_{IN} = -12\text{mA}$	2.0	-1.0	.80 -1.5	V
V_{OL}	Output voltage Low $I_{OUT} = 32\text{mA}$		0.45	0.50	V
I_{IL} I_{IH}	Input current Low High $V_{IN} = 0.50\text{V}$ $V_{IN} = 2.4\text{V}$ $V_{IN} = 5.5\text{V}$			-1.6 40 1	mA μA mA
I_{OLK}	Output current Leakage \overline{CE}_1 or $\overline{CE}_2 = \text{High}$, $V_{OUT} = 5.5\text{V}$			100	μA
C_{IN} C_{OUT}	Capacitance Input Output $V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$ $V_{OUT} = 2.0\text{V}$, \overline{CE}_1 or $\overline{CE}_2 = \text{High}$		5 8		pF

AC ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$, $R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30\text{pF}$

PARAMETER	TO	FROM	LIMITS			UNIT
			Min	Typ ²	Max	
T_{AA} T_{CE}	Access time Output Output	Address Chip enable		30 15	40 20	ns
T_{CD}	Disable time Output	Chip disable		15	20	ns

NOTES

1. Positive current is defined as into the terminal referenced.
2. Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = 25^{\circ}\text{C}$.

TEST LOAD CIRCUIT**VOLTAGE WAVEFORM**

PROGRAMMING SYSTEMS SPECIFICATIONS (Testing of these limits may cause programming of device.) $T_A = +25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{CCP} Power supply voltage To program ¹	$I_{CCP} = 300 \pm 50\text{mA}$, Transient or steady state	5.0		5.25	V
V_{CCH} Verify limit Upper		5.0	5.25	5.5	V
V_{CCL} Lower		4.5	4.75	5.0	
V_S Verify threshold ²		0.9	1.0	1.1	V
V_{IH} Input voltage High (except \overline{CE}_1)		3.0		5.0	V
V_{IL} Low		0	0.4	0.5	
V_{IN} Program level (\overline{CE}_1 only)		14.0	14.5	15.0	
I_{IH} Input current High	$V_{IH} = +3.0\text{V}$			100	μA
I_{IL} Low	$V_{IL} = +0.5\text{V}$			-1.6	mA
I_{IN} Program level (\overline{CE}_1 only)	$V_{IN} = +15.0\text{V}$			15	mA
V_{OUT} Output programming voltage ³	$I_{OUT} = 115 \pm 10\text{mA}$, Transient or steady state $V_{OUT} = +17.0 \pm 0.5\text{V}$	16.5	17.0	17.5	V
I_{OUT} Output programming current		105	115	125	mA
T_R Output pulse rise time ⁴		0.2		0.5	μs
t_p Programming pulse width		0.25		0.5	ms
t_D Pulse sequence delay		10			μs
T_{PR} Programming time	$V_{CC} = V_{CCP}$			12	sec
T_{PS} Programming pause	$V_{CC} = 0\text{V}$	6			sec
$\frac{T_{PR}}{T_{PR} + T_{PS}}$ Programming duty cycle ⁵			50		%

NOTES

1. Bypass V_{CC} to GND with a $0.01\mu\text{F}$ capacitor to reduce voltage spikes.
2. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. Care should be taken to insure the $17 \pm 0.5\text{V}$ output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
4. Measured with a 1K dummy load connected across the fusing source.
5. Continuous fusing for an unlimited time is also allowed, provided that a 50% duty cycle is maintained. This may be accomplished by following each Program Verify cycle with a rest period ($V_{CC} = 0\text{V}$) of 0.5ms .

PROGRAMMING PROCEDURE

The 82S27 is shipped with all bits at logical low. To write logical high, proceed as follows:

Set-up


1. Apply GND to pin 12.
2. Terminate all device outputs with a $10\text{k}\Omega$ resistor to V_{CC} .
3. Set \overline{CE}_2 to logic low.

Program-Verify Sequence

1. Raise V_{CC} to V_{CCP} , and address the word to be programmed by applying TTL high and low logic levels to the device address inputs.
2. After $10\mu\text{s}$ delay, apply to \overline{CE}_1 (pin 13) a voltage source of $14.5 \pm 0.5\text{V}$, with 15mA sourcing current capability.
3. After $10\mu\text{s}$ delay, apply a voltage source of $+17.0 \pm 0.5\text{V}$ to the output to be programmed. The source must have a current limit of 115mA . Program one output at the time.
4. After $10\mu\text{s}$ delay, remove $+17.0\text{V}$ supply from programmed output.

5. To verify programming, after $10\mu\text{s}$ delay, return \overline{CE}_1 to 0V . Raise V_{CC} to $V_{CCH} = +5.25 \pm .25\text{V}$. The programmed output should remain in the high state. Again, lower V_{CC} to $V_{CCL} = +4.75 \pm .25\text{V}$, and verify that the programmed output remains in the high state.
6. Raise V_{CC} to V_{CCP} , and repeat steps 2 through 5 to program other bits at the same address.
7. Repeat steps 1 through 6 to program all other address locations.

TYPICAL FUSING PATH



TYPICAL PROGRAMMING SEQUENCE

