The 8840 Expandable AND-OR-INVERT Gate may be used to implement the Exclusive-OR, NOR, or any AND-OR-INVERT function. It is designed for highest switching speed while maintaining high fan-out and noise margin.

Nodes are provided at the collector and emitter of the second stage pair. This allows expansion of the number of input AND terms and hence increased system usefulness.

The compatibly characterized 8806 Expander is recommended for expansion of the 8840 . See correlation table, opposite page.

Low output impedance in the " 1 " and " 0 " output states ensures maximum AC noise immunity at the output.

General areas of application for the 8840 include half and full adders, digital comparators, and ANDOR control logic for inputs to binary clock steering lines.

Detailed usage rules and specific applications are provided in Section 4 of this handbook.

## BASIC CIRCUIT SCHEMATIC



ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 19)

| ACCEPTANCE <br> TEST SUB-GROUP | CHARACTERISTIC | LIMITS |  |  |  | TEST CONDITIONS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | UNITS | $\begin{aligned} & \text { TEMP. } \\ & \text { S8840 } \end{aligned}$ | $\begin{aligned} & \text { TEMP. } \\ & \text { N8840 } \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}$ | DRIVEN <br> AND <br> INPUTS | $\begin{aligned} & \hline \text { OTHER } \\ & \text { AND } \\ & \text { INPUTS } \end{aligned}$ | OUTPUTS | NOTES |
| $\begin{aligned} & \mathrm{A}-5 \\ & \mathrm{~A}-3 \\ & \mathrm{~A}-4 \end{aligned}$ | " 1 " OUTPUT VOLTAGE | $\begin{aligned} & 2.6 \\ & 2.8 \\ & 2.6 \end{aligned}$ |  |  | V V V | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | $\begin{gathered} 4.75 \mathrm{~V} \\ 5.0 \mathrm{~V} \\ 4.75 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 0.8 \mathrm{~V} \\ & 0.8 \mathrm{~V} \\ & 0.8 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & -500 \mu \mathrm{~A} \\ & -500 \mu \mathrm{~A} \\ & -500 \mu \mathrm{~A} \end{aligned}$ | $\begin{array}{lll} 8, & 14, & 21 \\ 8, & 14, & 21 \\ 8, & 14, & 21 \end{array}$ |
| $\begin{aligned} & A-5 \\ & A-3 \\ & A-4 \end{aligned}$ | ' 0 ' OUTPUT VOLTAGE |  |  | $\begin{aligned} & 0.40 \\ & 0.40 \\ & 0.40 \end{aligned}$ | V V V | $-55^{\circ} \mathrm{C}$ $+25^{\circ} \mathrm{C}$ $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ $+25^{\circ} \mathrm{C}$ $+75^{\circ} \mathrm{C}$ | 4.75 V 5.0 V 4.75 V | 2.0 V 2.0 V 2.0 V | 2.0 V 2.0 V 2.0 V | 16 mA 16 mA 16 mA | $\begin{array}{lll} 9, & 12, & 14 \\ 9, & 12, & 14 \\ 9, & 12, & 14 \end{array}$ |
| $\begin{aligned} & \mathrm{C}-1 \\ & \mathrm{~A}-3 \\ & \mathrm{C}-1 \end{aligned}$ | " 0 " INPUT CURRENT | $\left\lvert\, \begin{aligned} & -0.1 \\ & -0.1 \\ & -0.1 \end{aligned}\right.$ |  | -1.6 -1.6 -1.6 | mA mA mA | $\begin{array}{r} -55^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +125^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} 0^{\circ} \mathrm{C} \\ +25^{\circ} \mathrm{C} \\ +75^{\circ} \mathrm{C} \end{array}$ | 5.25 V <br> 5.25 V <br> 5.25 V | $\begin{aligned} & 0.40 \mathrm{~V} \\ & 0.40 \mathrm{~V} \\ & 0.40 \mathrm{~V} \end{aligned}$ |  |  | 13,14 13, 14 13, 14 |
| A-4 | "l" in Put Current |  |  | 25 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.0 V | 4.5 V | 0 V |  | 14, 15 |
| A-6 | TURN-ON DELAY |  |  | 13 | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.0 V |  |  | D. C. F.O. $=20$ | 10, 22 |
| A-6 | TURN-OFF DELAY |  |  | 13 | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.0 V |  |  | D.C. F.O. $=20$ | 10, 22 |
| C-2 | OUTPUT FALL TIME |  |  | 50 | ns | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 V |  |  | A.C. F.O. $=6$ | 11, 22 |
| C-2 | INPUT CAPACITANCE |  |  | 3. 0 | pf | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.0 V | 2.0 V |  |  |  |
| $\begin{aligned} & \text { A-2 } \\ & \text { A-2 } \end{aligned}$ | POWER CONSUMPTION " 0 " 1 " 1 " 1 (Per Gate) |  |  | $\begin{aligned} & 37.3 \\ & 17.9 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 5.25 \mathrm{~V} \\ & 5.25 \mathrm{~V} \end{aligned}$ | 0 V |  |  | 14, 16 |
| C-1 | INPUT LATCH VOLTAGE RATING | 6.0 |  |  | V | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.0 V | 10 mA | 0 V |  | 14, 18 |
| A-2 | OUTPUT SHORT CIRCUIT CURRENT | -20 |  | -70 | mA | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.0 V | 0 V |  | 0V |  |



## CORRELATION TABLE (8806)

| $\begin{gathered} \text { ACCEPTANCE } \\ \text { TEST } \\ \text { SUB-GROUP } \end{gathered}$ | $\begin{aligned} & \text { TEST } \\ & \text { NO. } \end{aligned}$ | CHARACTERISTIC | LIMITS |  |  |  | TEST CONDITIONS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. | UNITS | $\begin{aligned} & \text { TEMP. } \\ & \text { S8806 } \\ & \text { N8806 } \end{aligned}$ | $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{\mathrm{C}}$ | $\mathrm{V}_{\mathrm{E}}$ | OUTPUTS | NOTES |
| A-2 | 1 | "0" input Current at vc | -2.2 |  | -3.65 | mA | $+25^{\circ} \mathrm{C}$ | 4.75 V | 1.25 V |  |  | 20 |
| A-2 | 2 | TURN-ON VOLTAGE AT $\mathrm{V}_{\text {E }}$ |  |  | 0.85 | v | $+25^{\circ} \mathrm{C}$ | 4.75 V | 1.25 V | 2.5 mA | 16 mA | 9, 21 |
| A-2 | 3 | "0" output voltage |  |  | 0.40 | v | $+25^{\circ} \mathrm{C}$ | 4.75 V | 1.25 V | 2.5 mA | 16 mA | 9, 20 |
| A-2 | 4 | "1" output voltage | 2.8 |  |  | v | $+25^{\circ} \mathrm{C}$ | 5.0 V | $-200 \mu \mathrm{~A}$ | $+500 \mu \mathrm{~A}$ | $-500 \mu \mathrm{~A}$ | 8, 21 |
| A-2 | 5 | "1" output voltage | 2.8 |  |  | V | $+25^{\circ} \mathrm{C}$ | 5.0 V | $-200 \mu \mathrm{~A}$ | 0.59 V | $-500 \mu \mathrm{~A}$ | 8, 21 |

## Notes:

1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
. All measurements are taken with ground pin tied to zero volts.
2. Positive NAND Logic definition: "UP" Level $=$ " 1 ", "DOWN" Level $=$ " 0 "
3. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased Measurements apply to each gate element independently.
4. Capacitance as measured on Boonton Electronic Corporation Model 75A-58 Capacitance Bridge or equivalent. $f=1 \mathrm{MHz}, V_{\text {ac }}=25 \mathrm{mV}$ rms. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
. Output source current is supplied through a resistor to ground.
5. Output sink current is supplied through a resistor to $\mathrm{V}_{\mathrm{cc}}$.
6. One DC fan-out is defined as 0.8 mA .
7. AC fan-out is defined as 50 pf.
8. To measure " 0 " output voltage, apply 2.0 V to the input terminals of one of the input AND gates and apply zero volts to the input terminals of the associated input AND gate. Reverse the input conditions and repeat the measurement.
9. To test " 0 " input current apply 0.4 V to terminal under test and apply 5.25 V to the remaining terminal of that input AND gate. Apply 5.25 V to the input terminals of the associated input AND gate.
10. Expander terminals are left electrically open
11. To test " 1 " input current apply 4.5 V to one input terminal of the input AND gate and apply zero volts to the other input terminal of that input AND gate. Apply $0 V$ to the input terminals of the associated input AND gate.
12. To test output " 1 " power consumption, apply zero volts to both input terminals of each input AND gate.
13. To test input latch voltage rating, apply 10 mA to one input terminal of the input AND gate and apply zero volts to the other input terminal of the input AND gate. Apply zero volts to the input terminals of the associated input AND gate.
14. This test guarantees operation free of input latch-up over the specifled operating voltage supply range.
15. Manufacturer reserves the right to make design and process changes and improvements.
16. Apply zero volts to both input terminals of the associated input AND gates.
17. Apply 0.8 V to both input terminals of the associated input AND gates.
18. Detailed test conditions for AC testing are in Section 3.


