These NAND gates provide high switching speed while maintaining high fan-out and noise margin. They perform the NAND function for positive logic (highest voltage level $=$ " 1 ") and the NOR function for negative logic (lowest voltage level = "1").

The output structure utilizes a totem-pole arrangement which employs a Darlington Pair for active pull-up. This configuration provides extremely low output impedance for the " 1 " output state. As a result, switching times are relatively insensitive to capacitive loads when compared to single transistor active pull-ups. The saturating output switching transistor provides a low impedance driving source in the output " 0 " state, enhancing turn-on times and providing high fan-out capability.

Because of the low output impedance of these gates, they exhibit high AC noise immunity at the output which is extremely important in high speed systems in eliminating erroneous cross-coupled signals.

Output short-circuit protection is provided by a current limiting resistor.

Section 4 of this handbook provides usage rules and application information for these gates.

BASIC CIRCUIT SCHEMATIC


ELECTRICAL CHARACTERISTICS (NOTES: 1, 2, 3, 4, 5, 6, 12)

| $\begin{aligned} & \text { ACCEPTANCE } \\ & \text { TEST } \\ & \text { SUB-GROUP } \end{aligned}$ | CHARACTERISTIC | LIMITS |  |  |  | TEST CONDITIONS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. | UNITS | $\begin{aligned} & \text { TEMP. } \\ & \text { S8800 } \end{aligned}$ | $\begin{aligned} & \text { TEMP. } \\ & \text { N8800 } \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & \hline \text { DRIVEN } \\ & \text { INPUT } \end{aligned}$ | OTHER INPUTS | OUTPUTS | NOTES |
| $\begin{aligned} & \text { A-5 } \\ & \text { A-3 } \\ & A-4 \end{aligned}$ | "1" OUTPUT VOLTAGE | $\begin{aligned} & 2.6 \\ & 2.8 \\ & 2.6 \end{aligned}$ |  |  | V V v | $-55^{\circ} \mathrm{C}$ $+25^{\circ} \mathrm{C}$ $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ $+25^{\circ} \mathrm{C}$ $+75^{\circ} \mathrm{C}$ | 4.75 V 5.0 V 4.75 V | $\begin{aligned} & 0.8 \mathrm{~V} \\ & 0.8 \mathrm{~V} \\ & 0.8 \mathrm{~V} \end{aligned}$ |  | $-500 \mu \mathrm{~A}$ $-500 \mu \mathrm{~A}$ $-500 \mu \mathrm{~A}$ | 8 8 8 |
| A-5 A-3 A -4 | "0" OUTPUT VOltage |  |  | $\begin{aligned} & 0.40 \\ & 0.40 \\ & 0.40 \end{aligned}$ | v v v | $-55^{\circ} \mathrm{C}$ $+25^{\circ} \mathrm{C}$ $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ $+25^{\circ} \mathrm{C}$ $+75^{\circ} \mathrm{C}$ | 4.75 V 5.0 V 4.75 V | $\begin{aligned} & 2.0 \mathrm{~V} \\ & 2.0 \mathrm{~V} \\ & 2.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 2.0 \mathrm{~V} \\ & 2.0 \mathrm{~V} \\ & 2.0 \mathrm{~V} \end{aligned}$ | 16 mA 16 mA 16 mA | 9 9 9 |
| C-1 A -3 $\mathrm{C}-1$ | "0" INPUT CURRENT | -0.1 -0.1 -0.1 |  | -1.6 -1.6 -1.6 | mA mA mA | $-55^{\circ} \mathrm{C}$ $+25^{\circ} \mathrm{C}$ $+125^{\circ} \mathrm{C}$ | $00^{\circ} \mathrm{C}$ $+25^{\circ} \mathrm{C}$ $+75^{\circ} \mathrm{C}$ | 5.25 V 5.25 V 5.25 V | 0.40 V 0.40 V 0.40 V | 5.25 V <br> 5.25 V <br> 5.25 V |  |  |
| A 4 | "1" INPUT CURRENT |  |  | 25 | $\mu \mathrm{A}$ | $+125^{\circ} \mathrm{C}$ | $+75^{\circ} \mathrm{C}$ | 5.0 V | 4.5 V | 0 V |  |  |
| A -6 | TURN-ON DELAY |  |  | 13 | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.0 V |  |  | D. C. F. O. $=20$ | 10. 14 |
| A-6 | TURN-OFF DELAY |  |  | 13 | ns | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.0 V |  |  | D.C. F.O. $=20$ | 10, 14 |
| C-2 | OUTPUT FALL TIME |  |  | 50 | ns | $-55^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ | 4.75 V |  |  | A.C. F.O. $=6$ | 11, 14 |
| C-2 | InPUT CAPACITANCE |  |  | 3.0 | pf | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5. 0 V | 2.0 V |  |  | 7 |
| A-2 | POWER CONSUMPTION " 0 " 1 " (Per Gate) |  |  | $\begin{aligned} & 31 \\ & 8.9 \end{aligned}$ | $\begin{gathered} \mathrm{mW} \\ \mathrm{~mW} \end{gathered}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 5.25 \mathrm{~V} \\ & 5.25 \mathrm{~V} \end{aligned}$ | 0 V |  |  |  |
| C-1 | INPUT LATCH VOLTAGE RATING | 5.5 |  |  | v | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.0 V | 10 mA | OV |  | 12 |
| A-2 | OUTPUT SHORT CIRCUIT CURRENT | -20 |  | -70 | mA | $+25^{\circ} \mathrm{C}$ | $+25^{\circ} \mathrm{C}$ | 5.0 V | 0 V |  | OV |  |

Notes:

All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
All measurements a re taken with ground pin tied to zero volts.
3. Positive current flow is defined as into the terminal referenced.
4. Positive NAND Logic definition: "UP" Level $=$ " 1 ", "DOWN" Level $=" 0 "$.
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
Measurements apply to each gate element independently.
7. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent. f $-1 \mathrm{MHz}, V_{a c}=25 \mathrm{~m} V_{r m s}$. All pins not specifically referenced are tied to guard for capacitance tests. Output pins are left open.
8. Output source current is supplied through a resistor to ground.
10. One DC fan-out is defined as 0.8 mA .

1. One AC fan-out is defined as sopf.
2. This test guarantees operation free of input latch-up over the specified operating supply voltage range.
3. Manufacturer reserves the right to make design and process changes and improvements
4. Detailed test conditions for AC testing are in Section 3.



8870


A PACKAGE





