

A,F,W PACKAGES

enabled (control input "0"). This eliminates the resistor pull-

up requirement while providing performance superior to

open collector schemes. Each output can sink 40mA and drive 300pF loading with guaranteed propagation delay less


DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8T09 is a high speed quad bus driver device for applications requiring up to 25 loads interconnected on a single bus.

The tri-state outputs present a high impedance to the bus when disabled, (control input "1") and active drive when

LOGIC DIAGRAM AND TRUTH TABLE




0	0	0
0	1	Hi- Z
1	1	Hi- Z

() - Denotes Pin Numbers for 14 Pin Dual-in-Line Package

SCHEMATIC DIAGRAM

than 22 nanoseconds.



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS		LIMITS			TEST CONDITIONS			NOTES
	MIN.	TYP.	MAX.	UNITS	DATA	DISABLE	OUTPUTS	NOTES
"1" Output Voltage	2.4	3.0		V	0.8V	0.8V	-5.2mA	7
"0" Output Voltage		0.2	0.4	V	2.0V	0.80	40mA	8
Output Leakage Current	-40		+40	μА		2.0∨	0.4V or 2.4V	3
"1" Input Current		1	40	μΑ		4.5V		}
"0" Input Current			-2.0	mA	0.4V	0.4∨		1
Input Voltage Rating	5.5	ĺ		V	10mA	10mA		Į.
Power/Current Consumption		236/45	340/65	mW/mA				11
Output Short Circuit Current	-40		-120	mA	0 V	l ov	ov	10, 11

 $T_A = 25^{\circ} \text{ C}$ and $V_{CC} = 5.0 \text{ V}$


CHARACTERISTICS		LIMITS			TEST CONDITIONS			****
	MIN.	TYP.	MAX.	UNITS	DATA	DISABLE	OUTPUTS	NOTES
Propagation Delay								
Data to Output			j					
^t on ^{, t} off			10	ns			30pF load	9
			20	ns			300pF load	9
Disable to Output								
High Z to 0, 0 to High Z		[14	ns			30pF load	9
		}	22	ns			300pF load	9
High Z to 1, 1 to High Z			14	na na			30pF load	9
		ľ	22	na		1	300pF load	9

NOTES:


- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero 2. volts.
- 3. Positive current flow is defined as into the terminal referenced.
- Positive NAND Logic definition:
 "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings

- should the isolation diodes become forward blased.
- Measurements apply to each output and the associated data input independently.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}
- 9. Refer to AC Test Figures.
- 10. Not more than one output should be shorted at a time.
- 11. V_{CC} = 5.25 volts.


AC TEST FIGURES AND WAVEFORMS



AC TEST FIGURES AND WAVEFORMS (Cont'd)



TYPICAL APPLICATION



The above figure illustrates usage of the 8T09 in data processing logic. For example, FF_1 thru FF_n may represent bit X in each of several functions in a minicomputer (accumulators, MQ register, index registers, indirect address

registers, etc.). Transfer from any source to any load, including transfers from one register to another, can take place along the single path labeled "BUS",