8T31-N.F

DESCRIPTION

The I/O Port is an 8-bit bidirectional data register designed to function as an I/O interface element in microprocessor systems. It contains 8 clocked data latches accessible from either a microprocessor port or a user port. Separate I/O control is provided for each port. The 2 ports operate independently, except when both are attempting to input data into the I/O Port. In this case, the user port has priority.


A master enable (ME) is provided that enables or disables the μP bus regardless of the state of the other inputs, but has no effect on the user bus.

A unique feature of this family is its ability to start up in a predetermined state. If the clock is maintained at a voltage less than .8V until the power supply reaches 3.5V, the user port will always be all logic 1 levels, while the microprocessor port will be all logic 0 levels.


FEATURES

- Each device has 2 ports, one to the user, the other to a microprocessor. I/O Ports are completely bidirectional
- Ports are independent, with the user port having priority for data entry
- User data input synchronous
- The user data bus is available with tristate (8T32, 8T36) or open collector (8T33, 8T35) outputs
- At power up, the user port outputs are high
- Tri-state TTL outputs for high drive capability
- Directly compatible with the 8X300 Microcontroller
- Operates from a single 5V power supply over a temperature range of 0°C to +70°C

PIN CONFIGURATION



BLOCK DIAGRAM



8T31-N.F

PIN DESIGNATION

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1-8	UD0-UD7:	User Data I/O Lines. Bidirectional data lines to communicate with user's equipment.	Acitve high three-state
16-23	ĪVŌ-ĪV7:	Microprocessor Bus. Bidirectional data lines to communicate with controlling digital system.	Active low three-state
10	BIC:	Input Control. User input to control writing into the I/O Port from the user data lines.	Active low
9	BOC:	Output Control. User input to control reading from the I/O Port onto the user data lines.	Active low
11	ME:	Master Enable. System input to enable or disable all other system inputs and outputs. It has no effect on user inputs and outputs.	Active low
15	WC:	Write Command. When WC is high, stores contents of IV0-IV7 as data.	Active high
14	RC	Read Command. When RC is low, data is presented on IV0-IV7.	Active low
13	MCLK:	Master Clock. Input to strobe data into the latches. See function tables for details.	Active high
24	v _{CC}	5V power connection.	
12	GND:	Ground.	

BIC	BIC BOC MCLK		USER DATA BUS FUNCTION
Н	L	×	Output Data
L	X	Н	Input Data
Н	н	X	Inactive

H = High Level L = Low Level X = Don't care

Table 1 USER PORT CONTROL FUNCTION

ME	RC	wc	MCLK	BIC	MICROPROCESSOR BUS FUNCTION
L	L	L	X	X	Output Data
L	X) н	н	н	Input Data
X	Н	L	(x	x	Inactive
X) x) н) x	L	Inactive
Н	X	X	x	x	Inactive

Table 2 MICROPROCESSOR PORT CONTROL FUNCTION

USER DATA BUS CONTROL

The activity of the user data bus is controlled by the BIC and BOC inputs as shown in Table 1.

The user data input is a synchronous function with MCLK. A low level on the BIC input allows data on the user data bus to be written into the data latches only if MCLK is at a high level. A low level on the BIC input allows data on the user data bus to be latched regardless of the level of the MCLK input.

To avoid conflicts at the data latches, input from the microprocessor port is inhibited when BIC is at a low level. Under all other conditions the 2 ports operate independently.

MICROPROCESSOR BUS CONTROL

As is shown in Table 2, the activity of the microprocessor port is controlled by the ME, RC, WC and BIC inputs, as well as the state of an internal status latch. BIC is included to show user port priority over the microprocessor port for data input.

BUS OPERATION

Data written into the I/O Port from one port will appear inverted when read from the other port. Data written into the I/O Port from one port will not be inverted when read from the same port.

8T31-N,F


DC ELECTRICAL CHARACTERISTICS V_{CC} = 5V ± 5%, 0°C \leq TA \leq 70°C unless otherwise specified.


	DARAMETER	TEST COMPLETIONS	LIMITS			
	PARAMETER	TEST CONDITIONS	Min	Тур	Min	UNIT
	Input voltage					/ v
v _{iH}	High		2.0			1
VIL	Low	1		1	.8	ļ
Vic	Clamp	I ₁ = -5mA			-1	
.0	Output voltage	I _I = -5mA V _{CC} = 4.75V	1			V
٧он	High		2.4			
VOL	Low				.55	
02	Input current ¹	V _{CC} = 5.25V	1			μΑ
Чн	High	V _{CC} = 5.25V V _{IH} = 5.25V		<10	100	
Fil.	Low	V _{IL} = .5V		-350	-550	
,-	Output current ²		1			mA
Ios	Short circuit	V _{CC} = 4.75V	1	ł	}	
00	UD bus		10	'		
	IV bus		20	1		}
cc	VCC supply current	V _{CC} = 5.25V		100	150	mA


NOTES


2. Only one output may be shorted at a time.

PARAMETER MEASUREMENT INFORMATION









The input current includes the tri-state/open collector leakage current of the output driver on the data lines.

8T31-N,F


AC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le 70^{\circ}C$. $V_{CC} = 5V \pm 5\%$


	INPUT	TEST CONDITION	LIMITS			
PARAMETER			Min Typ		Max	UNIT
t _{PD} User data delay ¹	UDX MCLK	C _L = 50pF	j	25 45	38 61	ns ns
t _{OE} User output enable	BOC	C _L = 50pF	18	26	47	ns
t _{OD} User output disable	BIC	C _L = 50pF	18 16	28 23	35 33	ns ns
t _{PD} μP data delay ¹	IVBX MCLK	C _L = 50pF	,	38 48	53 61	ns ns
t _{OE} μP output enable	ME RC WC	C _L = 50pF	14	19	25	ns
t _{OD} μP output disable	ME RC WC	C _L = 50pF	13	17	32	⊪ns
t _W Minimum pulse width	MCLK	*	40			ns
¹ SETUP Minimum setup time ²	UDX ³ BIC IVX ME RC WC		15 25 55 30 30 30			ns
^t HOLD Minimum hold time ²	UDX ³ BIC IVX ME RC WC	15	25 10 10 5 5	*		ns

NOTES

3. Times are referenced to MCLK

VOLTAGE WAVEFORMS





Data delays referenced to the clock are valid only if the input data is stable at the arrival
of the clock and the hold time requirement is met.

² Set up and hold times given are for "normal" operation. BIC setup and hold times are for a user write operation. RC setup and hold times are for an I/O Port select operation. ME and WC setup and hold times are for a microprocessor bus write operation.