

**DESCRIPTION**

The Bus Expander is specifically designed to increase the I/O capability of 8X300 systems previously limited by fanout considerations. The bus expander serves as a buffer between the 8X300 and blocks of I/O devices. Each bus expander can buffer a block of 16 I/O ports while only adding a single load to the 8X300.

**FEATURES**

- 15ns max propagation delay
- Bidirectional
- Three-state outputs on both ports

**FUNCTIONAL DESCRIPTION**

The Bus Expander contains eight sets of non-inverting bidirectional tri-state drivers for the bus data bits, four non-inverting unidirectional drivers for I/O port control, and necessary control logic. The control logic is required to maintain the proper directional transfer of bus data as dictated by the states of the I/O port control signals. A bus expander may be used on either left bank or right bank. Systems may be configured with I/O ports connected directly to the 8X300, as well as I/O ports connected through a bus expander.


Addition of bus expanders may impact system cycle time due to the added delay in the data path. For the purposes of calculating allowable cycle time as described in the 8X300 data sheet, the bus expander delays may be considered additive to the I/O port delays so that a buffered I/O port simply appears as a slower I/O port.

**APPLICATIONS**

The 8T39 Bus Expander is designed to be used with the 8X300 microprocessor to allow increased I/O capability in those systems previously limited by fanout considerations. Figure 1 shows a typical arrangement of the bus expander in an 8X300 system. Other I/O ports or working storage may be directly connected to the bus as shown.

The bus expander is not limited to use with the 8X300, but may be applied in any system which uses a combined address/data bus.

**PIN CONFIGURATION**




**TRUTH TABLE**

ME	SC	WC	DATA TRANSFER DIRECTION	ADDRESS COMPARISON
L	L	L	DI Bus ← DO Bus	No
L	L	H	DI Bus → DO Bus	No
L	H	X	DI Bus → DO Bus	No
H	X	X	DI Bus → DO Bus	No

**PIN DESIGNATION**

PIN NO.	SYMBOL	NAME & FUNCTION	TYPE
2-7,9,10	DO0-DO7	I/O port data bus	Active low, three-state
11	WC(OUT)	Write command output	Active high
12	SC(OUT)	Select command output	Active high
13	MCLK(OUT)	Master clock input	Active high
14	ME(OUT)	Master enable output	Active low
15	ME(IN)	Master enable input	Active low
16	MCLK(IN)	Master clock input	Active high
17	SC(IN)	Select command output	Active high
18	WC(IN)	Write command output	Active high
19,20,22-27	DI0-DI7	Microprocessor data bus	Active low, three-state
1,8,21	GND	Ground	
28	Vcc	+5 volt supply	

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V <sub>CC</sub> Power supply voltage	+7	Vdc
V <sub>IN</sub> Input voltage	+5.5	Vdc
V <sub>O</sub> Off-state output voltage	+5.5	Vdc
T <sub>A</sub> Operating temperature range	0 to +70	°C
T <sub>STG</sub> Storage temperature range	-65 to +150	°C



NOTE Includes tri-state leakage.

AC ELECTRICAL CHARACTERISTICS V<sub>CC</sub> = 5V ± 5%, 0°C ≤ T<sub>A</sub> ≤ 70°C, C<sub>L</sub> = 300pF


PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
				Min	Typ	Max	
t <sub>pd</sub> Path delay Data	DOX DIX	DIX DOX				15	ns
t <sub>pd</sub> Control	$\overline{ME}$ (OUT) MCLK(OUT) SC(OUT) WC(OUT)	$\overline{ME}$ (IN) MCLK(IN) SC(IN) WC(IN)				15	ns
t <sub>oe</sub> Data Output Enable	DIX DOX	$\overline{ME}$ (IN) SC(IN) WC(IN)		28		56	ns
t <sub>od</sub> Data Output Disable	DIX DOX	$\overline{ME}$ (IN) SC(IN) WC(IN)		15			

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
$V_{IL}$ Low $V_{IH}$ High $V_{IC}$ Clamp	-5mA at $V_{CC}$ min	2.0		.8 -1	V
$V_{OL}$ Low $V_{OH}$ High	$V_{CC} = 4.75V$ $I_{OL} = 50mA$ $I_{OH} = -3.2mA$	2.4		.55	V
$I_{IL}$ Low <sup>1</sup> $I_{IH}$ High <sup>1</sup>	$V_{CC} = 5.25V$ $V_{IL} = .5V$ $V_{IH} = 5.25V$		<10	-250 100	$\mu A$
$I_{OS}$ Short circuit output current $I_{CC}$ Supply current	$V_{CC} = 4.75V$ $V_{CC} = 5.25V$	-40		200	mA mA

## VOLTAGE WAVEFORMS



## TEST LOAD CIRCUIT



## TYPICAL APPLICATION

