

PLL frequency synthesizer for tuners

BU2622S

The BU2622S is a PLL frequency synthesizer IC designed for use in high-fidelity audio systems, car stereos, and CD radio cassettes. Featuring low power consumption, low superfluous radiation, a frequency measurement counter, and timer output, this chip is ideal for high-performance systems.


●Applications

Mini components, car stereos, radio cassettes, receivers, and other frequency generating devices

●Features

- | | |
|---|--|
| 1) Built-in high-speed prescaler can divide 130MHz VCO. | 4) Counter for intermediate frequency detection. |
| 2) Low power-consumption (during operation : 6.0mA PLL OFF 300 μ A Typ.) | 5) Unlock detection circuit. |
| 3) Seven standard frequencies : 50kHz, 25kHz, 12.5kHz, 10kHz, 9kHz, 5kHz, and 1kHz. | 6) Six output ports. |
| | 7) SD input. |
| | 8) Timer output. |
| | 9) Serial data input (CE.CK.DA) |

●Block diagram



● Absolute maximum ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit	Conditions
Supply voltage	V _{DD}	-0.3~7.0	V	V _{DD}
Maximum input voltage 1	V _{IN1}	-0.3~7.0	V	CE, CK, DA, SD
Maximum input voltage 2	V _{IN2}	-0.3~V _{DD} +0.3	V	XIN, FMIN, AMIN, IFIN
Maximum output voltage 1	V _{OUT1}	-0.3~10.0	V	P ₀ , P ₁ , P ₂ , P ₃ , P ₄ , TM, CD
Maximum output voltage 2	V _{OUT2}	-0.3~V _{DD} +0.3	V	PD, P ₅ , XOUT
Maximum output current	I _{OUT}	0~4.0	mA	P ₀ , P ₁ , P ₂ , P ₃ , P ₄ , TM, CD
Power dissipation	P _d	450*	mW	
Operating temperature	T _{opr}	-25~75	°C	
Storage temperature	T _{stg}	-55~125	°C	

* When used with Ta at greater than 25 degrees Celsius, derate the power by 4.5 mW for every degree above 25 degrees.

● Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{DD1}	4.0	—	6.0	V

● Explanation of terminals

Pin No.	Symbol	Terminal name	Function	I/O
1	XOUT	Crystal oscillation terminal	For generation of standard frequency and internal clock. Connected to 7.2 MHz crystal oscillator.	OUT
2	XIN			IN
3	NC	Unused terminal	Not related to the circuits.	
4	CE	Chip enable	When CE is H, DA is synchronous with the rise of CK and read to the internal shift register. DA is then latched at the timing of the fall of CE. Also, output data is output from the CD terminal synchronous to the rise of CK.	IN
5	CK	Clock signal		
6	DA	Serial data		
7	CD	Count data	Frequency data and unlock data are output.	
8	P0	Output port	Controlled on the basis of input data.	Nch open drain
9	P1			
10	P3			
11	TM	Timer output		
12	P5	Output port	Controlled on the basis of input data.	CMOS/3-state
13	P4			Nch open drain
14	SD	Input port		IN
15	IFIN	IF input	Intermediate frequency input	IN
16	P2	Output port	Controlled on the basis of input data.	Nch open drain
17	AMIN	AM input	Local input for AM	IN
18	FMIN	FM input	Local input for FM	IN
19	V _{DD}	Power supply	Power supply, with 4.0V to 6.0V applied voltage.	
20	NC	Unused terminal	Not related to circuits.	
21	PD	Phase comparison output	High level when value obtained by dividing local output is higher than standard frequency. Low level when value is lower. High impedance when value is same.	3-state
22	V _{SS}	GROUND		

PLL frequency synthesizers


High-frequency signal processors

● Electrical characteristics (unless other specified, Ta = 25°C, V_{DD} = 5.0V)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply current 1	I _{DD1}	—	6.0	10.0	mA	F _{MIN} =130MHz, 100mVrms
Supply current 2	I _{DD2}	—	0.3	1.0	mA	No input, PLL=OFF
Quiescent circuit current	V _H	4.0	—	—	V	CE, CK, DA, SD
"H" level input voltage	V _{IL}	—	—	1.0	V	CE, CK, DA, SD
"L" level input voltage	I _{IH1}	—	—	1.0	μA	CE, CK, DA, SD V _{IN} =V _{DD}
"H" level input current 1	I _{IH2}	—	0.3	—	μA	XIN V _{IN} =V _{DD}
"H" level input current 2	I _{IH3}	—	6.0	—	μA	F _{MIN} , A _{MIN} , I _{FIN} V _{IN} =V _{DD}
"H" level input current 3	I _{IL1}	-1.0	—	—	μA	CE, CK, DA, SD V _{IN} =V _{SS}
"L" level input current 1	I _{IL2}	—	-0.3	—	μA	XIN V _{IN} =V _{SS}
"L" level input current 2	I _{IL3}	—	-6.0	—	μA	F _{MIN} , A _{MIN} , I _{FIN} V _{IN} =V _{SS}
"L" level input current 3	V _{OL1}	—	0.2	0.5	V	P ₀ , P ₁ , P ₂ , P ₃ , P ₄ , T _M , C _D I ₀ =1.0mA
"L" level output voltage 1	I _{OFF1}	—	—	1.0	μA	P ₀ , P ₁ , P ₂ , P ₃ , P ₄ , T _M , C _D V _O =10V
"OFF" level leak current 1	V _{OL2}	—	—	0.3	V	F _{MIN} , A _{MIN} , I _{FIN} I _{OUT} =0.1mA
"L" level output voltage 2	V _{OH}	V _{DD} -1.0	V _{DD} -0.25	—	V	PD, P ₅ I _{OUT} =-1.0mA
"H" level output voltage	V _{OL4}	—	0.15	1.0	V	PD, P ₅ I _{OUT} =1.0mA
"L" level output voltage	I _{OFF2}	—	—	100	nA	PD V _{OUT} =V _{DD}
"OFF" level leak current 2	I _{OFF3}	-100	—	—	nA	PD V _{OUT} =V _{SS}
"OFF" level leak current 3	R _{F1}	—	10	—	MΩ	XIN
Internal feedback resistor 1	R _{F2}	—	500	—	kΩ	F _{MIN} , A _{MIN} , I _{FIN}
Internal feedback resistor 2	F _{IN1}	—	7.2	—	MHz	XIN, sine wave, C coupling
Input frequency 1	F _{IN2}	10	—	130	MHz	F _{MIN} , sine wave, C coupling V _{IN} =50mVrms
Input frequency 2	F _{IN3}	0.5	—	30	MHz	A _{MIN} , sine wave, C coupling V _{IN} =70mVrms
Input frequency 3	F _{IN4}	0.5	—	15	MHz	A _{MIN} , sine wave, C coupling V _{IN} =50mVrms
Input frequency 4	F _{IN5}	0.4	—	16	MHz	I _{FIN} , sine wave, C coupling V _{IN} =70mVrms
Maximum input amplitude	F _{INMAX}	—	—	1.5	Vrms	XIN, F _{MIN} , A _{MIN} , I _{FIN} , sine wave, C coupling
Minimum pulse width	T _W	—	1.0	—	μs	CK, DA
Input rise time	T _R	—	—	500	ns	CE, CK, DA
Input fall time	T _F	—	—	500	ns	CE, CK, DA

© Not designed for radiation resistance.


● Circuit operation
Input data format



$T_1 \geq 1.5 \mu\text{SEC}$ $T_2, T_3 > 0 \mu\text{SEC}$ $T_4 > 0 \mu\text{SEC}$ $T_5 > 1.5 \mu\text{SEC}$




Output data format CE output is set to LO.



Figures for output assume the presence of pullup resistance. $T_1, T_2 > 1 \mu\text{SEC}$

Output data format



PLL frequency synthesizers

High-frequency signal processors

Explanation of the data

(1) Division data : For D₀ through D₁₅ (When S = 1, use D₄ through D₁₅.)

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

Examples:

Divided frequency = 1106 (D) ÷ 2 = 553 (D) = 229 (H) S=0															
1	0	0	1	0	1	0	0	0	1	0	0	0	0	0	0
Divided frequency = 1107 (D) = 453 (H) S=1, PS=1															
1	1	0	0	1	0	1	0	0	0	1	0	0	0	0	0
Divided frequency = 926 (D) = 39E (H) S=1, PS=0															
×	×	×	×	0	1	1	1	1	0	0	1	1	1	0	0

- (2) CT : Frequency measurement beginning data
 1 : Begins measurement.
 0 : Resets internal counter, IFIN goes to pull-down.
- (3) Output port control data : P₀, P₁, P₂, P₃, P₄, P₅
 1 : Open drain output ON (P₅ is LO)
 2 : Open drain output OFF (P₅ is HI)
- (4) Z₀ : P₅ is set to high impedance.
- (5) R₀, R₁, R₂, standard frequency data

Data			Standard frequency
R ₀	R ₁	R ₂	
0	0	0	25kHz
0	0	1	12.5kHz
0	1	0	50kHz
0	1	1	10kHz
1	0	0	5kHz
1	0	1	9kHz
1	1	0	1kHz
1	1	1	* PLL OFF

* FMIN = pulldown, AMIN = pulldown, PD = high impedance

- (6) S : switch between FMIN and AMIN
 0 : FMIN
 1 : AMIN
- (7) PS : If this bit is set to ON while AMIN is selected, swallow counter division is possible.


(8) GT : Frequency measurement time and unlock detection ON/OFF

CT	GT	Frequency measurement	Unlock detection	Data output
0	0	OFF	OFF	NG
0	1	OFF	ON	OK
1	0	ON Gate time = 8 mSEC	ON	
1	1	ON Gate time = 16 mSEC	ON	

(9) TS : Test data (0) is input

Frequency counter

(1) Structure



(2) How the frequency counter operates


When control data CT equals 1, the 20-bit counter and the amp go into operation. When CT equals 0, amp input goes to pulldown and the counter is reset. Measuring time (gate pulse) is selected (8mSEC/16mSEC) on the basis of control data GT. When control data CT equals 0, the counter is reset.

(3) Explanation of output data

C₀ : LSB C₁₉ : MSB

Unlock detection

When control data GT equals 1, or CT equals 1, the unlock detection circuit goes into operation for 8mSEC. When CT equals 1, the unlock detection circuit stops operating before the frequency counter gate pulse is emitted. When CT equals 0, or GT equals 0, the unlock detection circuit is reset.




Explanation of the output data

U0	U1	U2	U3	ERR
0	0	0	0	ERR < 1.1 μSEC
1	0	0	0	1.1 μSEC < ERR < 2.2 μSEC
1	1	0	0	2.2 μSEC < ERR < 3.3 μSEC
1	1	1	0	3.3 μSEC < ERR < 4.4 μSEC
1	1	1	1	4.4 μSEC < ERR


PLL frequency synthesizers
High-frequency signal processors

Frequency counter and unlock detection

(1) When CT = 1 : Frequency count and unlock detection are carried out.




(2) When CT = 0 and GT = 1 : Only unlock detection is carried out.




Explanation of CD terminal

While frequency measurement or unlock detection is in progress, the CD terminal goes to HI. When either of these operations finishes, it goes to LO. When the control data is such that CT = 0 and GT = 0, the SD terminal input is displayed in reverse video.



●External dimensions (Unit: mm)



PLL frequency synthesizers



High-frequency signal processors

Notes

- The contents described in this catalogue are correct as of March 1997.
- No unauthorized transmission or reproduction of this book, either in whole or in part, is permitted.
- The contents of this book are subject to change without notice. Always verify before use that the contents are the latest specifications. If, by any chance, a defect should arise in the equipment as a result of use without verification of the specifications, ROHM CO., LTD., can bear no responsibility whatsoever.
- Application circuit diagrams and circuit constants contained in this data book are shown as examples of standard use and operation. When designing for mass production, please pay careful attention to peripheral conditions.
- Any and all data, including, but not limited to application circuit diagrams, information, and various data, described in this catalogue are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO., LTD., disclaims any warranty that any use of such device shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes absolutely no liability in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices; other than for the buyer's right to use such devices itself, resell or otherwise dispose of the same; no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD., is granted to any such buyer.
- The products in this manual are manufactured with silicon as the main material.
- The products in this manual are not of radiation resistant design.

The products listed in this catalogue are designed to be used with ordinary electronic equipment or devices (such as audio-visual equipment, office-automation equipment, communications devices, electrical appliances, and electronic toys). Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers, or other safety devices) please be sure to consult with our sales representatives in advance.

- Notes when exporting
 - It is essential to obtain export permission when exporting any of the above products when it falls under the category of strategic material (or labor) as determined by foreign exchange or foreign trade control laws.
 - Please be sure to consult with our sales representatives to ascertain whether any product is classified as a strategic material.