

Quad 8-Bit CMOS D/A Converter with Internal 10 V Reference DAC-8426

1.1 Scope.

This specification covers the detail requirement for a quad 8-bit CMOS digital-to-analog converter with output voltage amplifiers and internal 10 V voltage reference. The internal latches provide direct interface for most microprocessors. The DAC-8426 operates with either a dual or single power supply.

It is highly recommended that this data sheet be used as a baseline for new military or aerospace specification control drawings.

1.2 Part Number.

The complete part numbers per Table 1 of this specification is as follows:

Device	Part Number	Package
-1	DAC-8426AR/883	R
-2	DAC-8426BR/883	R

1.2.3 Case Outline.

Letter Case Outline (Lead Finish per MIL-M-38510)

R 20-Lead Ceramic Dual-in-Line Package (Cerdip)

1.3 Absolute Maximum Ratings. ($T_A = +25^{\circ}C$ unless otherwise noted)

V_{DD} to AGND or DGND
V_{ss} to AGND or DGND
V_{DD} to V_{SS}
AGND to DGND
Digital Input Voltage to DGND $\dots \dots \dots$
V_{REFOUT} to AGND
V_{OUT} to AGND
Power Dissipation to +75°C
Derate above 75°C by 6.4 mW/°C
Operating Temperature Range
Junction Temperature Range (T_J)
Storage Temperature Range
Lead Temperature (Soldering 60 sec) +300°C

1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC}=7^{\circ}C/W$ $\theta_{JA}=70^{\circ}C/W~max$

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by impli-cation or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Twx: 710/394-6577 Tel: 617/329-4700 Fax: 617/326-8703 Telex: 924491 Cable: ANALOG NORWOODMASS

DAC-8426 — SPECIFICATIONS

Table 1.							
Test	Symbol	Device Types	Liı Min	mits Max	Group A Subgroups	Conditions ¹	Units
Resolution	N	All	8		1, 2, 3	$T_{A} = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	Bits
Total Unadjusted Error	TUE	-1		±1	1, 2, 3	Includes Reference ²	LSB
		-2		±2	1, 2, 3	$T_{A} = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	
Relative Accuracy	INL	-1		$\pm 1/2$	1, 2, 3	$T_{A} = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	LSB
		-2		±1	1, 2, 3		
Differential Nonlinearity	DNL	All		±1	1, 2, 3	Note 3; $T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	LSB
Zero Scale Error	V _{ZSE}	All		20	1, 2, 3	$V_{SS} = -5 V;$ $T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	mV
Reference Output Voltage	VREFOUT	-1	9.96	10.02	1, 2, 3	No Load;	V
		-2	9.92	10.08		$T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	
Reference Load Regulation	LD _{REG}	All		0.1	1, 2, 3	$\Delta I_{L} = 10 \text{ mA};$ $T_{A} = +25^{\circ}\text{C}, -55^{\circ}\text{C} \& +125^{\circ}\text{C}$	%/mA
Reference Line Regulation	LN _{REG}	All		0.04	1, 2, 3	$\Delta V_{DD} = \pm 10\%;$ T _A = +25°C, -55°C & +125°C	%/mA
Reference Output Current	I _{REFOUT}	All	5		1, 2, 3	$\Delta V_{REFOUT} < 40 \text{ mV};$ T _A = +25°C, -55°C & +125°C	mA
Logic Input "0"	V _{INL}	All		0.8	1, 2, 3	$T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	v
Logic Input "1"	V _{INH}	All	2.4		1, 2, 3	$T_{A} = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	V
Logic Input Current	IIN	All		10	1, 2, 3	$V_{IN} = 0 V \text{ or } V_{DD};$ $T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	μA
Positive Supply Current ³	I _{DD}	All		14	1, 2, 3	$T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	mA
Negative Supply Current ³	I _{ss}	All		10	1, 2, 3	Dual Supply, $V_{SS} = -5 V$; $T_A = +25^{\circ}C$, $-55^{\circ}C \& +125^{\circ}C$	mA
Power Supply Sensitivity	PSS	All		0.01	1, 2, 3	$\Delta V_{DD} = \pm 10\%;$ T _A = +25°C, -55°C & +125°C	%/%
Output Source Current	I _{OUT}	All	10		1, 2, 3	Digital Inputs All Ones; $T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	mA
Output Sink Current	I _{OUT-}	All	0.35		1, 2, 3	Digital Inputs All Zeros	mA
V _{OUT} Settling Time (Positive or Negative)	ts	All		5	9	To $\pm 1/2$ LSB; T _A = $+25^{\circ}$ C	μs
Address to Write Setup Time	t _{AS}	All	0		9, 10, 11	$T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	ns
Address to Write Hold Time	t _{AH}	All	0		9, 10, 11	$T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	ns
Data Valid to Write Setup Time	t _{DS}	All	70		9, 10, 11	$T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	ns
Data Valid to Write Hold Time	t _{DH}	All	10		9, 10, 11	$T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	ns
Write Pulse Width	t _{WR}	All	50		9, 10, 11	$T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	ns
Minimum Load Resistance	R _{L(MIN)}	All	2		1, 2, 3	Digital Inputs All Ones; $T_A = +25^{\circ}C, -55^{\circ}C \& +125^{\circ}C$	kΩ
VOUT Slew Rate	SR	All	2.5		7	$T_A = +25^{\circ}C$	V/µs

NOTES ${}^{1}V_{DD} = +15 V \pm 10\%$, AGND = 0 V, DGND = 0 V, $V_{SS} = 0 V$ unless otherwise specified. 2 Includes full-scale error, relative accuracy, and zero code error. 3 Digital inputs $V_{IN} = V_{INL}$ or V_{INH} ; V_{OUT} and V_{REFOUT} unloaded.

-2-

DAC-8426

Table 2. Electrical Test Requirements for Class B Devices

MIL-STD-883 Test Requirements	Subgroups (See Table 3)		
Interim Electrical Parameters (Pre Burn-In)	1		
Final Electrical Test Parameters	1,* 2, 3		
Group A Test Requirements	1, 2, 3, 7, 9, 10, 11		

-

NOTE *PDA applies to Subgroup 1 only. No other subgroups are included in PDA.

Table 3. Control Table

Logic Control WR A1 A0		itrol A0	DAC-8426 Operation		
H	X	X	No Operation Device Not Selected		
L	L	L	DAC A Transparent		
<u> </u>	L	L	DAC A Latched		
L	L	Н	DAC B Transparent		
▲	L	Н	DAC B Latched		
L	Н	L	DAC C Transparent		
₫	Н	L	DAC C Latched		
L	Η	Н	DAC D Transparent		
Ł	н	Н	DAC D Latched		

L = Low State, H = High State, X = Don't Care.



Write Timing Diagram

REV. A

.

DAC-8426



3.2.1 Functional Block Diagram and Terminal Assignments.

3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group 80.

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).



-2. REV. A

DAC-8426



20-Lead Ceramic DIP (R Suffix)

	INCHES		MILLIN		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α		0.200		5.08	
b	0.014	0.023	0.36	0.58	
b ₁	0.030	0.070	0.76	1.78	2
с	0.008	0.015	0.20	0.38	
D		1.060		26.92	4
E	0.220	0.310	5.59	7.87	4
E1	0.290	0.320	7.37	8.13	7
е	0.100 BSC		2.54 BSC		5
L	0.125	0.200	3.18	5.08	
L	0.150		3.81		
٥	0.015	0.060	0.38	1.52	3
S		0.080		2.03	6
S ₁	0.005		0.13		6
α	0 °	15°	0 °	15°	

NOTES

- 1. Index area; a notch or a lead one identification mark is located adjacent to lead one. 2. The minimum limit for dimension b, may be 0.023"
- (0.58 mm) for all four corner leads only.
- 3. Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. The basic lead spacing is 0.100" (2.54 mm) between centerlines.
- 6. Applies to all four corners.
- 7. Leads center when α is 0°. E_1 shall be measured at the centerline of the leads.

REV. A

-5-

င့်