# DM54L72

DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and

Complementary Outputs



Literature Number: SNOS268A

National Semiconductor

DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs

#### **General Description**

This device contains a positive pulse triggered master-slave J-K flip-flop with complementary outputs. Multiple J and K inputs are ANDed together to produce the internal J and K function for the flip-flop. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the AND gates is transferred to the master. While the clock is high the AND gate

inputs are disabled. On the negative transition of the clock the data from the master is transferred to the slave. The logic state of the J and K inputs must not be allowed to change while the clock is in the high state. Data is transferred to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs sets or resets the outputs regardless of the logic levels of the other inputs.

# Connection Diagram Dual-In-Line Package

TL/F/6629–1 Order Number DM54L72J or DM54L72W See NS Package Number J14A or W14B

# Function Table

		Inp	Outputs			
PR	CLR	CLK	J (Note 1)	K (Note 1)	Q	Q
L	н	Х	X	x	н	L
н ,	L	х	X	X	L	н
L	L	X	X	X	H*	H*
н	н	Л	L	L	Qo	$\overline{Q}_{o}$
н	н	л	Н	L	н	L
н	Н	Л	L	н	L	Н
Н	Н	Л	н	Н	Тос	gle

Note 1: J = (J1)(J2)(J3), K = (K1)(K2)(K3)

H = High Logic Level X = Either Low or High Logic Level

L = Low Logic Level

 $\Box L$  = Positive pulse. The J and K inputs must be held constant while the clock is high. Data is transferred to the outputs on the falling edge of the clock pulse.

 $\mathsf{Q}_{\mathsf{o}}$  = The output logic level before the indicated input conditions were established.

 = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.
 Toggle = Each output changes to the complement of its previous level on

loggle = Each output changes to the complement of its previous level on each complete high level clock pulse.

©1995 National Semiconductor Corporation TL/F/6629

RRD-B30M105/Printed in U. S. A.

DM54L72 AND-Gated Master-Slave J-K Flip-Flop with Preset, Clear and Complementary Outputs

June 1989

## Absolute Maximum Ratings (Note)


If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 8V

Supply Voltage	8V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54L	$-55^{\circ}$ C to $+125^{\circ}$ C
Storage Temperature Range	$-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guarateed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

#### **Recommended Operating Conditions** DM54L72 Units Symbol Parameter Min Nom Max $V_{CC}$ Supply Voltage 4.5 5 5.5 ٧ ۷ High Level Input Voltage 2 $V_{\text{IH}}$ Low Level Input Voltage $V_{\text{IL}}$ Clock 0.6 v 0.7 Others High Level Output Current -0.2 IOH mΑ Low Level Output Current 2 mA IOL Clock Frequency (Note 2) 0 6 MHz f<sub>CLK</sub> Pulse Width (Note 2) Clock High 100 tw Clock Low 100 ns Preset Low 100 Clear Low 100 t<sub>SU</sub> Input Setup Time (Notes 1 & 2) 0↑ ns Input Hold Time (Notes 1 & 2) 0↓ t<sub>H</sub> ns -55 Free Air Operating Temperature °C 125 $\mathsf{T}_\mathsf{A}$ Note 1: The symbols (1, 1) indicate the edge of the clock pulse used for reference: 1 for rising edge, 1 for falling edge. Note 2: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$ .

	High Level Output Voltage	Conditions			Min	Typ (Note 1)	Max	Units
V <sub>OL</sub>	voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$			2.4	3.3		v
lı	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OL} = \text{Max} \\ V_{IL} &= \text{Max}, \text{V}_{IH} = \text{Min} \end{split}$			0.15	0.3	v	
	Input Current @ Max V <sub>CC</sub> = Max			J, K			100	4
	Input Voltage	$V_{I} = 5.5V$		Clear			200	μΑ
				Preset			200	, , , , , , , , , , , , , , , , , , ,
				Clock			200	
IIH	High Level Input	$V_{CC} = Max$		J, K			10	
	Current	$V_{I} = 2.4V$		Clear			20	μΑ
			Preset				20	μη
				Clock			-200	
IIL	Low Level Input	$V_{CC} = Max$		J, K			-0.18	
	Current	$V_{I} = 0.3V$		Clear			-0.36	mA
				Preset			-0.36	- 114
				Clock			-0.36	
los	Short Circuit Output Current	V <sub>CC</sub> = Max			-3		- 15	mA
	Supply Current	V <sub>CC</sub> = Max (Note 2)						
Note 1: All typic Note 2: With all	Supply Current cals are at $V_{CC} = 5V$ , $T_A = 25$ I outputs open, $I_{CC}$ is measured ng Characteris	°C. with the Q and $\overline{Q}$ ou	tputs high in turn					1
Note 2: With all	cals are at $V_{CC} = 5V$ , $T_A = 25$ I outputs open, $I_{CC}$ is measured <b>ng Characteris</b>	°C. with the Q and Q ou <b>tiCS</b> at V <sub>CC</sub> =	ttputs high in turn 5V and $T_A =$	25°C (See S	ection 1 for	t the clock input is	grounded.	ut Load)
Note 1: All typic Note 2: With all	cals are at $V_{CC} = 5V$ , $T_A = 25$ I outputs open, $I_{CC}$ is measured	°C. with the Q and Q ou <b>tiCS</b> at V <sub>CC</sub> =	tputs high in turn	25°C (See S	ection 1 for	t the clock input is Test Wavefor $4 k\Omega, C_L = 50$	grounded.	ut Load) Units
Note 1: All typic Note 2: With all	cals are at $V_{CC} = 5V$ , $T_A = 25$ I outputs open, $I_{CC}$ is measured <b>ng Characteris</b>	°C. with the Q and Q ou <b>tiCS</b> at V <sub>CC</sub> = ter	tputs high in turn 5V and $T_A =$ From (In	25°C (See S	ection 1 for <b>R<sub>L</sub></b> = -	t the clock input is Test Wavefor $4 k\Omega, C_L = 50$	rms and Outp	ut Load)
Note 1: All typic Note 2: With all Switchi Symbol	cals are at $V_{CC} = 5V$ , $T_A = 25$ I outputs open, $I_{CC}$ is measured <b>ng Characteris</b> Paramet	rc. with the Q and Q ou <b>tiCS</b> at V <sub>CC</sub> = ter equency Time	tputs high in turn 5V and $T_A =$ From (In	25°C (See S nput) tput) et	ection 1 for R <sub>L</sub> = - Min	the clock input is Test Wavefor $4 k\Omega, C_L = 50$	rms and Outp	ut Load) Units
Note 1: All typic Note 2: With all Switchi Symbol f <sub>MAX</sub>	cals are at V <sub>CC</sub> = 5V, T <sub>A</sub> = 25 I outputs open, I <sub>CC</sub> is measured <b>ng Characteris</b> <b>Parame</b> Maximum Clock Fr Propagation Delay	c. with the Q and Q ou <b>tiCS</b> at V <sub>CC</sub> = ter equency Time Output Time	5V and T <sub>A</sub> = From (III To (Out	25°C (See S nput) tput) et 2 et	ection 1 for R <sub>L</sub> = - Min	the clock input is Test Wavefor $4 k\Omega, C_L = 50$	s grounded. rms and Outp ) pF //ax	ut Load) Units MHz
Note 1: All typic Note 2: With all Switchi Symbol f <sub>MAX</sub> t <sub>PLH</sub>	A cals are at V <sub>CC</sub> = 5V, T <sub>A</sub> = 25 I outputs open, I <sub>CC</sub> is measured <b>ng Characteris</b> <b>Paramet</b> Maximum Clock Fr Propagation Delay Low to High Level ( Propagation Delay	c. with the Q and $\overline{Q}$ ou <b>tiCS</b> at $V_{CC} =$ ter equency Time Output Time Output Level Output	5V and T <sub>A</sub> = <b>From (II</b> <b>To (Out</b> Pres to C Pres	25°C (See S nput) tput) et 2 et 2 ar	ection 1 for R <sub>L</sub> = - Min	the clock input is Test Wavefor $4 k\Omega, C_L = 50$	s grounded. ms and Outp ) pF //ax 75	ut Load) Units MHz ns
Note 1: All typic Note 2: With all Switchi Symbol f <sub>MAX</sub> tPLH tPHL	A strain of the second	rc. with the Q and Q ou <b>tiCS</b> at V <sub>CC</sub> = ter equency Time Output Time Output Level Output Output Time	tiputs high in turn 5V and T <sub>A</sub> = From (III To (Out Pres to C Pres	25°C (See S nput) tput) et 2 et 2 ar 2 ar	ection 1 for R <sub>L</sub> = - Min	the clock input is Test Wavefor $4 k\Omega, C_L = 50$	s grounded. ms and Outp ) pF Max 75	ut Load) Units MHz ns ns
Note 1: All typic Note 2: With all Switchi Symbol fMAX tPLH tPHL tPLH	A standard constraints of the	<ul> <li>c.</li> <li>with the Q and Q ou</li> <li>tiCS at V<sub>CC</sub> =</li> <li>ter</li> <li>equency</li> <li>Time</li> <li>Output</li> <li>Level Output</li> <li>Output</li> <li>Time</li> <li>Output</li> <li>Time</li> <li>Output</li> <li>Time</li> <li>Output</li> <li>Time</li> <li>Output</li> <li>Time</li> <li>Output</li> <li>Time</li> <li>Time</li> <li>Output</li> <li>Time</li> <li>Time</li> <li>Time</li> <li>Time</li> <li>Time</li> <li>Time</li> <li>Time</li> <li>Time</li> </ul>	To (Out To (Out To (Out To (Out Press to C Cleat to C Cleat	25°C (See S nput) tput) et 2 et 2 ar 2 ar 2 x to	ection 1 for R <sub>L</sub> = - Min	the clock input is Test Wavefor $4 k\Omega, C_L = 50$ N	s grounded. rms and Outp ) pF Max 75 150 75	ut Load) Units MHz ns ns ns



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		
		u Hama Dawa	a O a Al a a m

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated