

SNLS306B-AUGUST 2008-REVISED MAY 2011

DS10CP154A 1.5 Gbps 4x4 LVDS Crosspoint Switch

Check for Samples: DS10CP154A

FEATURES

- DC 1.5 Gbps Low Jitter, Low Skew, Low Power Operation
- Pin and SMBus Configurable, Fully Differential, Non-Blocking Architecture
- Wide Input Common Mode Range Enables DC Coupled Interface to CML or LVPECL Drivers
- LOS Circuitry Detects Open Inputs Fault Condition
- On-chip 100 Ω Input and Output Termination Minimizes Insertion and Return Losses, Reduces Component Count and Minimizes Board Space
- 8 kV ESD on LVDS I/O Pins Protects Adjoining Components
- Small 6 mm x 6 mm WQFN-40 Space Saving Package


APPLICATIONS

- High-speed Channel Select Applications
- Clock and Data Buffering and Muxing
- SD / HD SDI Routers

DESCRIPTION

The DS10CP154A is a 1.5 Gbps 4x4 LVDS crosspoint switch optimized for high-speed signal routing and switching over FR-4 printed circuit board backplanes and balanced cables. Fully differential signal paths ensure exceptional signal integrity and noise immunity. The non-blocking architecture allows connections of any input to any output or outputs. The switch configuration can be accomplished via external pins or the System Management Bus (SMBus) interface. In addition, the SMBus circuitry enables the loss of signal (LOS) monitors that can inform a system of the presence of an open inputs condition (e.g. disconnected cable).

Wide input common mode range allows the switch to accept signals with LVDS, CML and LVPECL levels; the output levels are LVDS. A very small package footprint requires a minimal space on the board while the flow-through pinout allows easy board layout. Each differential input and output is internally terminated with a 100Ω resistor to lower return losses, reduce component count and further minimize board space.




Typical Application

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Block Diagram



Connection Diagram




Figure 1. WQFN Package See Package Number RTA0040A



SNLS306B-AUGUST 2008-REVISED MAY 2011

PIN DESCRIPTIONS

Pin Name	Pin Number	I/O, Type	Pin Description
IN0+, IN0- , IN1+, IN1-, IN2+, IN2-, IN3+, IN3-	1, 2, 4, 5, 6, 7, 9, 10	I, LVDS	Inverting and non-inverting high speed LVDS input pins.
OUT0+, OUT0-, OUT1+, OUT1-, OUT2+, OUT2-, OUT3+, OUT3-	29, 28, 27, 26, 24, 23, 22, 21	O, LVDS	Inverting and non-inverting high speed LVDS output pins.
EN_smb	17	I, LVCMOS	System Management Bus (SMBus) mode enable pin. The pin has an internal 20k pull down. When the pin is set to a [1], the device is in the SMBus mode. All SMBus registers are reset when the pin is toggled.
S00/SCL, S01/SDA	37, 36	I/O, LVCMOS	For EN_smb = [0], these pins select which LVDS input is routed to the OUT0. In the SMBus mode, when the EN_smb = [1], these pins are the SMBus clock input and data I/O pins respectively.
S10/ADDR0, S11/ADDR1	35, 34	I/O, LVCMOS	For EN_smb = [0], these pins select which LVDS input is routed to the OUT1. In the SMBus mode, when the EN_smb = [1], these pins are the User-Set SMBus Slave Address inputs.
S20/ADDR2, S21/ADDR3	33, 32	I/O, LVCMOS	For EN_smb = [0], these pins select which LVDS input is routed to the OUT2. In the SMBus mode, when the EN_smb = [1], these pins are the User-Set SMBus Slave Address inputs.
S30, S31	13, 14	I, LVCMOS	For EN_smb = [0], these pins select which LVDS input is routed to the OUT3. In the SMBus mode, when the EN_smb = [1], these pins are non-functional and should be tied to either logic [0] or [1].
PWDN	38	I, LVCMOS	For EN_smb = [0], this is the power down pin. When the \overline{PWDN} is set to a [0], the device is in the power down mode. The SMBus circuitry can still be accessed provided the EN_smb pin is set to a [1]. In the SMBus mode, the device is powered up by either setting the \overline{PWDN} pin to [1] OR by writing a [1] to the Control Register D[7] bit (SoftPWDN). The device will be powered down by setting the \overline{PWDN} pin to [0] AND by writing a [0] to the Control Register D[7] bit (SoftPWDN).
NC	11, 12, 18, 19, 20, 31, 39, 40		No connect pins. May be left floating.
VDD	3, 8, 15,25, 30	Power	Power supply pins.
GND	16, DAP	Power	Ground pin and pad (DAP - die attach pad).



Absolute Maximum Ratings⁽¹⁾⁽²⁾

Supply Voltage		-0.3V to +4V		
LVCMOS Input Voltage		-0.3V to (V _{CC} + 0.3V)		
LVCMOS Output Voltage		-0.3V to (V _{CC} + 0.3V)		
LVDS Input Voltage		-0.3V to +4V		
Differential Input Voltage VID		1.0V		
LVDS Output Voltage		-0.3V to (V _{CC} + 0.3V)		
LVDS Differential Output Voltage		0V to 1.0V		
LVDS Output Short Circuit Current Duration		51		
Junction Temperature		+150°C		
Storage Temperature Range		−65°C to +150°C		
Lead Temperature Range	Soldering (4 sec.)	+260°C		
Maximum Package Power Dissipation at	RTA0040A Package	4.65W		
25°C	Derate RTA0040A Package	37.2 mW/°C above +25°C		
Package Thermal Resistance	θ _{JA}	+26.9°C/W		
	θ _{JC}	+3.8°C/W		
ESD Susceptibility	HBM ⁽³⁾	≥8 kV		
	MM ⁽⁴⁾	≥250∨		
	CDM ⁽⁵⁾	≥1250V		

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.

(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(3) Human Body Model, applicable std. JESD22-A114C

(4) Machine Model, applicable std. JESD22-A115-A

(5) Field Induced Charge Device Model, applicable std. JESD22-C101-C

Recommended Operating Conditions

	Min	Тур	Max	Units
Supply Voltage (V _{CC})	3.0	3.3	3.6	V
Receiver Differential Input Voltage (VID)	0		1.0	V
Operating Free Air Temperature (T _A)	-40	+25	+85	°C
SMBus (SDA, SCL)			3.6	V

Electrical Characteristics⁽¹⁾⁽²⁾⁽³⁾

Over recommended operating supply and temperature ranges unless otherwise specified.

	Parameter		Test Conditions		Тур	Max	Units
LVCM	IOS DC SPECIFICATIONS			·			•
VIH	High Level Input Voltage			2.0		V _{DD}	V
VIL	Low Level Input Voltage			GND		0.8	V
I _{IH}	High Level Input Current	V _{IN} = 3.6V V _{CC} = 3.6V			0	±10	μA
		$V_{CC} = 3.6V$	EN_smb pin	40	175	250	μA
IIL	Low Level Input Current	V _{IN} = GND, V _C	$V_{IN} = GND, V_{CC} = 3.6V$		0	±10	μA
V _{CL}	Input Clamp Voltage	I _{CL} = −18 mA, ^v	$V_{\rm CC} = 0V$		-0.9	-1.5	V
V _{OL}	Low Level Output Voltage	I _{OL} = 4 mA	SDA pin			0.4	V

(1) The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

(2) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} and ΔV_{OD} .

(3) Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.



SNLS306B-AUGUST 2008-REVISED MAY 2011

Electrical Characteristics⁽¹⁾⁽²⁾⁽³⁾ (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

	Parameter	Test Conditions	Min	Тур	Max	Units
LVDS I	NPUT DC SPECIFICATIONS					
V _{ID}	Input Differential Voltage		0		1	V
V_{TH}	Differential Input High Threshold	$V_{CM} = +0.05V \text{ or } V_{CC} - 0.05V$		0	+100	mV
V_{TL}	Differential Input Low Threshold		-100	0		mV
V _{CMR}	Common Mode Voltage Range	V _{ID} = 100 mV	0.05		V _{CC} - 0.05	V
I _{IN}	Input Current	V _{IN} = 3.6V or 0V V _{CC} = 3.6V or 0V		±1	±10	μA
C _{IN}	Input Capacitance	Any LVDS Input Pin to GND		1.7		pF
R _{IN}	Input Termination Resistor	Between IN+ and IN-		100		Ω
LVDS (OUTPUT DC SPECIFICATIONS					
V _{OD}	Differential Output Voltage		250	350	450	mV
ΔV_{OD}	Change in Magnitude of V _{OD} for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
V _{OS}	Offset Voltage		1.05	1.2	1.375	V
ΔV_{OS}	Change in Magnitude of V _{OS} for Complimentary Output States	$R_L = 100\Omega$	-35		35	mV
l _{os}	Output Short Circuit Current ⁽⁴⁾	OUT to GND		-25	-55	mA
		OUT to V _{CC}		7	55	mA
C _{OUT}	Output Capacitance	Any LVDS Output Pin to GND		1.2		pF
R _{OUT}	Output Termination Resistor	Between OUT+ and OUT-		100		Ω
	Y CURRENT					
I _{CC1}	Supply Current	$\overline{PWDN} = 0$		40	50	mA
I _{CC2}	Supply Current	PWDN = 1; Broadcast Mode (1:4)		103	125	mA
I _{CC3}	Supply Current	PWDN = 1; Quad Buffer Mode (4:4)		115	140	mA

(4) Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.

AC Electrical Characteristics⁽¹⁾⁽²⁾

Over recommended operating supply and temperature ranges unless otherwise specified.

Parameter		Test Conditions	Min	Тур	Max	Units
LVDS OUT	LVDS OUTPUT AC SPECIFICATIONS ⁽³⁾					
t _{PLHD}	Differential Propagation Delay Low to High	D 4000		500	675	ps
t _{PHLD}	Differential Propagation Delay High to Low	$-$ R _L = 100 Ω		460	675	ps
t _{SKD1}	Pulse Skew t _{PLHD} - t _{PHLD} ⁽⁴⁾			40	100	ps
t _{SKD2}	Channel to Channel Skew ⁽⁵⁾			40	125	ps
t _{SKD3}	Part to Part Skew ⁽⁶⁾			50	225	ps
t _{LHT}	Rise Time	D 1000		145	350	ps
t _{HLT}	Fall Time	$R_{L} = 100\Omega$		145	350	ps

(1) The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

(2) Typical values represent most likely parametric norms for $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

(3) Specification is guaranteed by characterization and is not tested in production.

(4) t_{SKD1}, |t_{PLHD} - t_{PHLD}|, Pulse Skew, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

(5) t_{SKD2}, Channel to Channel Skew, is the difference in propagation delay (t_{PLHD} or t_{PHLD}) among all output channels in Broadcast mode (any one input to all outputs).

(6) t_{SKD3}, Part to Part Skew, is defined as the difference between the minimum and maximum differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.

Copyright © 2008–2011, Texas Instruments Incorporated

EXAS STRUMENTS

www.ti.com

AC Electrical Characteristics⁽¹⁾⁽²⁾ (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Parameter		Test Conditions		Min	Тур	Max	Units
t _{ON}	Power Up Time	Time from PWDN =	LH to OUTn active		7	20	μs
t _{OFF}	Power Down Time	Time from PWDN = inactive	HL to OUTn		6	25	ns
t _{SEL}	Select Time	Time from Sn = LH at OUTn	or HL to new signal		8	12	ns
JITTER PER	FORMANCE ⁽³⁾	•					
t _{RJ1}		V _{ID} = 350 mV	135 MHz		1	2.0	ps
t _{RJ2}	Random Jitter	V _{CM} = 1.2V Clock (RZ)	311 MHz		0.5	1.2	ps
t _{RJ3}	(RMS Value) ⁽⁷⁾		503 MHz		0.5	1.0	ps
t _{RJ4}			750 MHz		0.5	1.0	ps
t _{DJ1}		V _{ID} = 350 mV	270 Mbps		7	30	ps
t _{DJ2}	Deterministic Jitter	V _{CM} = 1.2V K28.5 (NRZ)	622 Mbps		12	26	ps
t _{DJ3}	(Peak to Peak Value) ⁽⁸⁾	120.0 (1112)	1.06 Gbps		9	24	ps
t _{DJ4}			1.5 Gbps		12	28	ps
t _{TJ1}		V _{ID} = 350 mV	270 mbps		0.008	0.036	UI _{P-P}
t _{TJ2}	Total Jitter	V _{CM} = 1.2V PRBS-23 (NRZ)	622 Mbps		0.007	0.043	UI _{P-P}
t _{TJ3}	(Peak to Peak Value) ⁽⁹⁾		1.06Gbps		0.008	0.064	UI _{P-P}
t _{TJ4}			1.5 Gbps		0.007	0.072	UI _{P-P}
SMBus AC S	SPECIFICATIONS				·		
f _{SMB}	SMBus Operating Frequency			10		100	kHz
t _{BUF}	Bus free time between Stop and Start Conditions			4.7			μs
t _{HD:SDA}	Hold time after (Repeated) Start Condition. After this period, the first clock is generated.			4.0			μs
t _{SU:SDA}	Repeated Start Condition setup time.			4.7			μs
t _{SU:SDO}	Stop Condition setup time			4.0			μs
t _{HD:DAT}	Data hold time			300			ns
t _{SU:DAT}	Data setup time			250			ns
t _{TIMEOUT}	Detect clock low timeout			25		35	ms
t _{LOW}	Clock low period			4.7			μs
t _{HIGH}	Clock high period			4.0		50	μs
t _{POR}	Time in which a device must be operational after power-on reset					500	ms

(7) Measured on a clock edge with a histogram and an acummulation of 1500 histogram hits. Input stimulus jitter is subtracted geometrically.

Tested with a combination of the 1100000101 (K28.5+ character) and 0011111010 (K28.5- character) patterns. Input stimulus jitter is (8) subtracted algebraically. Measured on an eye diagram with a histogram and an acummulation of 3500 histogram hits. Input stimulus jitter is subtracted.


(9)




SNLS306B-AUGUST 2008-REVISED MAY 2011

DC Test Circuits

www.ti.com



AC Test Circuits and Timing Diagrams



FUNCTIONAL DESCRIPTION

The DS10CP154A is a 1.5 Gbps 4x4 LVDS digital crosspoint switch optimized for high-speed signal routing and switching over lossy FR-4 printed circuit board backplanes and balanced cables. The DS10CP154A operates in two modes: Pin Mode (EN_smb = 0) and SMBus Mode (EN_smb = 1).

When in the Pin Mode, the switch is fully configurable with external pins. This is possible with two input select pins per output (e.g. S00 and S01 pins for OUT0).

In the Pin Mode, feedback from the $\overline{\text{LOS}}$ (Loss **O**f **S**ignal) monitor circuitry is not available (there is not an $\overline{\text{LOS}}$ output pin).

When in the SMBus Mode, the full switch configuration and SoftPWDN can be programmed via the SMBus interface. In addition, by using the SMBus interface, a user can obtain the feedback from the built-in LOS circuitry which detects an open inputs fault condition.

In the SMBus Mode, the S00 and S01 pins become SMBus clock (SCL) input and data (SDA) input pins respectively; the S10, S11, S21 and S21 pins become the User-Set SMBus Slave Address input pins (ADDR0, 1, 2 and 3) while the S30 and S31 pins become non-functional (tieing these two pins to either H or L is recommended if the device will function only in the SMBus mode).

In the SMBus Mode, the PWDN pin remains functional. How this pin functions in each mode is detailed in the following sections.

TEXAS INSTRUMENTS

DS10CP154A OPERATION IN THE PIN MODE

Power Up

In the Pin Mode, when the power is applied to the device power suppy pins, the DS10CP154A enters the Power Up mode when the PWDN pin is set to logic H. When in the Power Down mode (PWDN pin is set to logic L), all circuitry is shut down except the minimum required circuitry for the LOS and SMBus Slave operation.

Switch Configuration

In the Pin Mode, the DS10CP154A operates as a fully pin-configurable crosspoint switch. The following truth tables illustrate how the swich can be configured with external pins.

Switch Configuration Truth Tables

S01	S00	INPUT SELECTED
0	0	INO
0	1	IN1
1	0	IN2
1	1	IN3

Table 2. Input Select Pins Configuration for the Output OUT1

S11	S10	INPUT SELECTED
0	0	INO
0	1	IN1
1	0	IN2
1	1	IN3

Table 3. Input Select Pins Configuration for the Output OUT2

\$21	S20	INPUT SELECTED
0	0	INO
0	1	IN1
1	0	IN2
1	1	IN3

Table 4. Input Select Pins Configuration for the Output OUT3

S31	S30	INPUT SELECTED
0	0	INO
0	1	IN1
1	0	IN2
1	1	IN3



SNLS306B-AUGUST 2008-REVISED MAY 2011

www.ti.com

DS10CP154A OPERATION IN THE SMBUS MODE

The DS10CP154A operates as a slave on the System Management Bus (SMBus) when the EN_smb pin is set to a high (1). Under these conditions, the SCL pin is a clock input while the SDA pin is a serial data input pin.

Device Address

Based on the SMBus 2.0 specification, the DS10CP154A has a 7-bit slave address. The three most significant bits of the slave address are hard wired inside the DS10CP154A and are "101". The four least significant bits of the address are assigned to pins ADDR3-ADDR0 and are set by connecting these pins to GND for a low (0) or to VCC for a high (1). The complete slave address is shown in the following table:

Table 5. DS10CP154A Slave Address

1	0	1	ADDR3	ADDR2	ADDR1	ADDR0
MSB						LSB

This slave address configuration allows up to sixteen DS10CP154A devices on a single SMBus bus.

Transfer of Data via the SMBus

During normal operation the data on SDA must be stable during the time when SCK is high.

There are three unique states for the SMBus:

START: A HIGH to LOW transition on SDA while SCK is high indicates a message START condition.

STOP: A LOW to HIGH transition on SDA while SCK is high indicates a message STOP condition.

IDLE: If SCK and SDA are both high for a time exceeding tBUF from the last detected STOP condition or if they are high for a total exceeding the maximum specification for tHIGH then the bus will transfer to the IDLE state.

SMBus Transactions

A transaction begins with the host placing the DS10CP154A SMBus into the START condition, then a byte (8 bits) is transferred, MSB first, followed by a ninth ACK bit. ACK bits are '0' to signify an ACK, or '1' to signify NACK, after this the host holds the SCL line low, and waits for the receiver to raise the SDA line as an ACKnowledge that the byte has been received.

Writing to a Register

To write a register, the following protocol is used (see SMBus 2.0 specification):

- 1) The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2) The Device (Slave) drives an ACK bit ("0").
- 3) The Host drives the 8-bit Register Address.
- 4) The Device drives an ACK bit ("0").
- 5) The Host drives the 8-bit data byte.
- 6) The Device drives an ACK bit "0".
- 7) The Host drives a STOP condition.

The WRITE transaction is completed, the bus goes Idle and communication with other SMBus devices may now occur.

SNLS306B-AUGUST 2008-REVISED MAY 2011

Reading From a Register

To read a register, the following protocol is used (see SMBus 2.0 specification):

1) The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.

- 2) The Device (Slave) drives an ACK bit ("0").
- 3) The Host drives the 8-bit Register Address.
- 4) The Device drives an ACK bit ("0").
- 5) The Host drives a START condition.
- 6) The Host drives the 7-bit SMBus Address, and a "1" indicating a READ.
- 7) The Device drives an ACK bit "0".
- 8) The Device drives the 8-bit data value (register contents).
- 9) The Host drives a NACK bit "1" indicating end of READ transfer.
- 10) The Host drives a STOP condition.


The READ transaction is completed, the bus goes Idle and communication with other SMBus devices may now occur.

REGISTER DESCRIPTIONS

There are three data registers in the DS10CP154A accessible via the SMBus interface.

Address (hex)	Name Access		Description			
0	Switch Configuration	R/W	Switch Configuration Register			
3	Control	R/W	Powerdown, LOS Enable and Pin Control Register			
4	LOS	RO	Loss Of Signal (LOS) Reporting Register			

Table 6. DS10CP154A SMBus Data Registers



Switch Configuration Register

The Switch Configuration register is utilized to configure the switch. The following two tables show the Switch Configuration Register mapping and associated truth table.

Bit	Default	Bit Name	Access	Description
D[1:0]	00	Input Select 0	R/W	Selects which input is routed to the OUT0.
D[3:2]	00	Input Select 1	R/W	Selects which input is routed to the OUT1.
D[5:4]	00	Input Select 2	R/W	Selects which input is routed to the OUT2.
D[7:6]	00	Input Select 3	R/W	Selects which input is routed to the OUT3.



SNLS306B-AUGUST 2008-REVISED MAY 2011

Table 7. Switch Configuration Register Truth Table

D1	D0	Input Routed to the OUT0
0	0	INO
0	1	IN1
1	0	IN2
1	1	IN3

The switch configuration logic has a SmartPWDN circuitry which automatically optimizes the device's power consumption based on the switch configuration (i.e. It places unused I/O blocks and other unused circuitry in the power down state).

Control Register

The Control register enables SoftPWDN control, individual output power down (PWDNn) control and LOS Circuitry Enable control via the SMBus. The following table shows the register mapping.

Bit	Default	Bit Name	Access	Description
D[3:0]	1111	PWDNn	R/W	Writing a [0] to the bit <u>D[n]</u> will power down the output OUTn when eithe <u>r</u> the <u>PWDN</u> pin OR the Control Register bit D[7] (SoftPWDN) is set to a high [1].
D[4]	x	n/a	R/W	Undefined.
D[5]	х	n/a	R/W	Undefined.
D[6]	0	EN_LOS	R/W	Writing a [1] to the bit D[6] will enable the $\overline{\text{LOS}}$ circuitry and receivers on all four inputs. The SmartPWDN circuitry will not disable any of the inputs nor any supporting $\overline{\text{LOS}}$ circuitry depending on the switch configuration.
D[7]	0	SoftPWDN	R/W	Writing a [0] to the bit D[7] will place the device into the <u>power</u> down mode. This pin is ORed together with the PWDN pin.

Table 8. DS10CP154A Power Modes Truth Table

PWDN	SoftPWDN	PWDNn	DS25CP104 Power Mode
0	0	x	Power Down Mode. In this mode, all circuitry is shut down except the minimum required circuitry for the LOS and SMBus Slave operation. The SMBus circuitry allows enabling the LOS circuitry and receivers on all inputs in this mode by setting the EN_LOS bit to a [1].
0 1 1	1 0 1	x x x	Power Up Mode. In this mode, the SmartPWDN circuitry will automatically power down any unused I/O and logic blocks and other supporting circuitry depending on the switch configuration. An output will be enabled only when the SmartPWDN circuitry indicates that that particular output is needed for the particular switch configuration and the respective PWDNn bit has logic high [1]. An input will be enabled when the SmartPWDN circuitry indicates that that particular switch configuration or the EN_LOS bit is set to a [1].

SNLS306B-AUGUST 2008-REVISED MAY 2011

LOS Register

The LOS register reports an open inputs fault condition for each of the inputs. The following table shows the register mapping.

Bit	Default	Bit Name	Access	Description
D[0]	0	LOSO	RO	Reading a [0] from the bit D[0] indicates an open inputs fault condition on the IN0. A [1] indicates presence of a valid signal.
D[1]	0	LOS1	RO	Reading a [0] from the bit D[1] indicates an open inputs fault condition on the IN1. A [1] indicates presence of a valid signal.
D[2]	0	LOS2	RO	Reading a [0] from the bit D[2] indicates an open inputs fault condition on the IN2. A [1] indicates presence of a valid signal.
D[3]	0	LOS3	RO	Reading a [0] from the bit D[3] indicates an open inputs fault condition on the IN3. A [1] indicates presence of a valid signal.
D[7:4]	0000	Reserved	RO	Reserved for future use. Returns undefined value when read.

INPUT INTERFACING

The DS10CP154A accepts differential signals and allows simple AC or DC coupling. With a wide common mode range, the DS10CP154A can be DC-coupled with all common differential drivers (i.e. LVPECL, LVDS, CML). The following three figures illustrate typical DC-coupled interface to common differential drivers. Note that the DS10CP154A inputs are internally terminated with a 100Ω resistor.




Figure 2. Typical LVDS Driver DC-Coupled Interface to DS10CP154A Input




Figure 3. Typical CML Driver DC-Coupled Interface to DS10CP154A Input






Figure 4. Typical LVPECL Driver DC-Coupled Interface to DS10CP154A Input

OUTPUT INTERFACING

The DS10CP154A outputs signals that are compliant to the LVDS standard. Its outputs can be DC-coupled to most common differential receivers. The following figure illustrates typical DC-coupled interface to common differential receivers and assumes that the receivers have high impedance inputs. While most differential receivers have a common mode input range that can accomodate LVDS compliant signals, it is recommended to check respective receiver's data sheet prior to implementing the suggested interface implementation.




Figure 5. Typical DS10CP154A Output DC-Coupled Interface to an LVDS, CML or LVPECL Receiver



24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
DS10CP154ATSQ/NOPB	ACTIVE	WQFN	RTA	40	250	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 85	1CP154AS	Samples
DS10CP154ATSQX/NOPB	ACTIVE	WQFN	RTA	40	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 85	1CP154AS	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS10CP154ATSQ/NOPB	WQFN	RTA	40	250	178.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
DS10CP154ATSQX/NOP B	WQFN	RTA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Mar-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS10CP154ATSQ/NOPB	WQFN	RTA	40	250	213.0	191.0	55.0
DS10CP154ATSQX/NOPB	WQFN	RTA	40	2500	367.0	367.0	38.0

MECHANICAL DATA

RTA0040A





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated