DS1651,DS3651

DS1651/DS3651 Quad High Speed MOS Sense Amplifiers

TEXAS INSTRUMENTS

Literature Number: SNLS371

National *Semiconductor*

June 1999

DS1651/DS3651
Quad High Speed MOS Sense Amplifiers

General Description

The DS1651/DS3651 is TTL compatible high speed circuits intended for sensing in a broad range of MOS memory system applications. Switching speeds have been enhanced over conventional sense amplifiers by application of Schottky technology, and TRI-STATE® strobing is incorporated, offering a high impedance output state for bused organization.

The DS1651/DS3651 has active pull-up outputs and offers open collector outputs providing implied "AND" operations.

Features

- High speed
- TTL compatible
- Input sensitivity — ±7 mV
- TRI-STATE outputs for high speed buses
- Standard supply voltages — ±5V
- Pin and function compatible with MC3430

Connection Diagram

Dual-in-Line Package

DS007528-1

Top View
Order Number DS1651J, DS3651J or DS3651N
See NS Package Number J16A or N16A

Truth Table

Input	Strobe	Output DS3651
$V_{ID} \geq 7$ mW $T_A = 0°C$ to $+70°C$	L H	H Open
-7 mV $\leq V_{ID} \leq +7$ mV $T_A = 0°C$ to $+70°C$	L H	X Open
$V_{ID} \leq -7$ mV $T_A = 0°C$ to $+70°C$	L H	L Open

L = Low logic state
H = High logic state
Open = TRI-STATE
X = Indeterminate state

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

www.national.com

Typical Applications

A Typical MOS Memory Sensing Application for a 4k work by 4-bit
Memory Arrangement Employing 1103 Type Memory Devices

DS007528-2

Note: Only 4 devices are required for a 4k word by 16-bit memory system.

Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltages

V_{CC}	$+7\ V_{DC}$
V_{EE}	$-7\ V_{DC}$

Differential-Mode Input Signal Voltage

Range, V_{IDR} $\pm 6\ V_{DC}$

Common-Mode Input Voltage Range,

V_{ICR} $\pm 5\ V_{DC}$

Strobe Input Voltage, $V_{I(S)}$ $5.5\ V_{DC}$

Strobe Temperature Range $-65°C$ to $+150°C$

Maximum Power Dissipation (Note 1) at 25°C

Cavity Package	1509 mW
Molded Package	1476 mW

Lead Temp. (Soldering, 10 seconds)   300°C

Operating Conditions

	Min	Max	Unit
Supply Voltage (V_{CC})			
DS1651	4.5	5.5	V
DS3651	4.75	5.25	V
Supply Voltage (V_{EE})			
DS1651	−4.5	−5.5	V
DS3651	−4.75	−5.25	V
Operating Temperature (T_A)			
DS1651	−55	+125	°C
DS3651	0	+70	°C
Output Load Current, (I_{OL})		16	mA
Differential Mode Input Voltage Range, (V_{IDR})	−5.0	+5.0	V
Common-Mode Input Voltage Range, (V_{ICR})	−3.0	+3.0	V
Input Voltage Range (Any Input to GND), (V_{IR})	−5.0	+3.0	V

Electrical Characteristics

$V_{CC} = 5\ V_{DC}$, $V_{EE} = -5\ V_{DC}$, Min $\leq T_A \leq$ Max, unless otherwise noted (Notes 3, 4)

Symbol	Parameter	Conditions			Min	Typ	Max	Unit
V_{IS}	Input Sensitivity (Note 6) (Common-Mode Voltage Range) $V_{ICR} = -3V \leq V_{IN} \leq +3V$	Min $\leq V_{CC} \leq$ Max Min $\geq V_{EE} \geq$ Max					±7.0	mV
V_{IO}	Input Offset Voltage					2		mV
I_{IB}	Input Bias Current	V_{CC} = Max, V_{EE} = Max					20	µA
I_{IO}	Input Offset Current					0.5		µA
$V_{IL(S)}$	Strobe Input Voltage (Low State)						0.8	V
$V_{IH(S)}$	Strobe Input Voltage (High State)				2			V
$I_{IL(S)}$	Strobe Current (Low State)	V_{CC} = Max, V_{EE} = Max, V_{IN} = 0.4V					−1.6	mA
$I_{IL(S)}$	Strobe Current (High State)	V_{CC} = Max, V_{EE} = Max	V_{IN} = 2.4V	DS3651			40	µA
			$V_{IN} = V_{CC}$				1	mA
			V_{IN} = 2.4V	DS1651			100	µA
			$V_{IN} = V_{CC}$				1	mA
V_{OH}	Output Voltage (High States)	V_{CC} = Min, V_{EE} = Min	$I_O = -400$ µA	DS1651/DS3651	2.4			V
V_{OL}	Output Voltage (Low State)	V_{CC} = Min, V_{EE} = Min	I_O = 16 mA	DS3651			0.45	V
				DS1651			0.50	
I_{OS}	Output Current Short Circuit	V_{CC} = Max, V_{EE} = Max, (Note 5)		DS1651/DS3651	−18		−70	mA
I_{OFF}	Output Disable Leakage Current	V_{CC} = Max, V_{EE} = Max		DS3651			40	µA
				DS1651			100	µA
I_{CC}	High Logic Level Supply Current	V_{CC} = Max, V_{EE} = Max				45	60	mA
I_{EE}	High Logic Level Supply Current	V_{CC} = Max, V_{EE} = Max				−17	−30	mA

Switching Characteristics

V_{CC} = 5 V_{DC}, V_{EE} = −5 V_{DC}, T_A = 25˚C unless otherwise noted.

Symbol	Parameter	Conditions		Min	Typ	Max	Units
$t_{PHL(D)}$	High-to-Low Logic Level Propagation Delay Time (Differential Inputs)	5 mV + V_{IS}, (*Figure 2*)	DS1651/ DS3651		23	45	ns
$t_{PLH(D)}$	Low-to-High Logic Level Propagation Delay Time (Differential Inputs)	5 mV + V_{IS}, (*Figure 2*)	DS1651/ DS3651		22	55	ns
$t_{POH(S)}$	TRI-STATE to High Logic Level Propagation Delay Time (Strobe)	(*Figure 1*)	DS1651/ DS3651		16	21	ns
$t_{PHO(S)}$	High Logic Level to TRI-STATE Propagation Delay Time (Strobe)	(*Figure 1*)	DS1651/ DS3651		7	18	ns
$t_{POL(S)}$	TRI-STATE to Low Logic Level Propagation Delay Time (Strobe)	(*Figure 1*)	DS1651/ DS3651		19	27	ns
$t_{PLO(S)}$	Low Logic Level to TRI-STATE Propagation Delay Time (Strobe)	(*Figure 1*)	DS1651/ DS3651		14	29	ns

Note 1: Derate cavity package 10.1 mW/˚C above 25˚C; derate molded package 11.8 mW/˚C above 25˚C.

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 3: Unless otherwise specified min/max limits apply across the 0˚C to +70˚C range for the DS3651 and across the −55˚C to +125˚C range for the DS1651. All typical values are for T_A = 25˚C, V_{CC} = 5V and V_{EE} = −5V.

Note 4: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 5: Only one output at a time should be shorted.

Note 6: A parameter which is of primary concern when designing with sense amplifiers is, what is the minimum differential input voltage required at the sense amplifier input terminals to guarantee a given output logic state. This parameter is commonly referred to as threshold voltage. It is well known that design considerations of threshold voltage are plagued by input offset currents, bias currents, network source resistances, and voltage gain. As a design convenience, the DS1651 and DS3651 are specified to a parameter called input sensitivity (V_{IS}). This parameter takes into consideration input offset currents and bias currents, and guarantees a minimum input differential voltage to cause a given output logic state with respect to a maximum source impedance of 200Ω at each input.

Switching Time Waveform

DS007528-3

Note: Output of channel B shown under test, other channels are tested similarly.

Delay	V1	V2	S1	S2	C_L
$t_{PLO(S)}$)	100 mV	GND	Closed	Closed	15 pF
$t_{POL(S)}$	100 mV	GND	Closed	Open	50 pF
$t_{PHO(S)}$	GND	100 mV	Closed	Closed	15 pF
$t_{POH(S)}$	GND	100 mV	Open	Closed	50 pF

C_L includes jig and probe capacitance.
E_{IN} waveform characteristics: t_{TLH} and t_{THL} ≤ 10 ns measured 10% to 90%
PRR = 1 MHz
Duty cycle = 50%

AC Test Circuits

FIGURE 1. Strobe Propagation Delay $t_{PLO(S)}$, $t_{POL(S)}$, $t_{PHL(S)}$ and $t_{POH(S)}$


Note: Output of channel B shown under test, other channels are tested similarly.
S1 at "B" for DS1651/DS3651, C_L = 50 pF total for DS1651/DS3651.

E_{IN} waveform characteristics:
t_{TLH} and $t_{THL} \leq$ 10 ns measured 10% to 90%
PRR = 1 MHz, duty cycle = 500 ns

FIGURE 2. Differential Input Propagation Delay $t_{PLH(D)}$ and $t_{PHL(D)}$

Schematic Diagrams

DS1651/DS3651

1/4 OF CIRCUIT SHOWN

DS007528-10

Typical Applications

Level Detector with Hysteresis

DS007528-11

$$R_S \approx \frac{R1\ R2}{R1 + R2}$$

**Transfer Characteristics
and Equations for
Level Detector with Hysteresis**

DS007528-12

$$V_{HIGH} = V_{REF} + \frac{R2 \left[V_{O(MAX)} - V_{REF} \right]}{R1 + R2}$$

$$V_{LOW} = V_{REF} + \frac{R2 \left[V_{O(MIN)} - V_{REF} \right]}{R1 + R2}$$

Hysteresis Loop (V_H)

$$V_H = V_{HIGH} - V_{LOW} = \frac{R2}{R1 + R2} \left[V_{O(MAX)} - V_{O(MIN)} \right]$$

Typical Applications (Continued)

4-Bit Parallel A/D Converter

DS007528-14

$\overline{2^0} = (\overline{A} + B)\,(\overline{C} + D)\,(\overline{E} + F)\,(\overline{H} + J)\,(\overline{K} + L)\,(\overline{M} + N)\,(\overline{P} + R)\,(\overline{S})$

$\overline{2^1} = (\overline{B} + D)\,(\overline{F} + J)\,(\overline{L} + N)\,(\overline{R})$

$\overline{2^2} = (\overline{D} + J)\,(\overline{N})$

$\overline{2^3} = \overline{J}$

Conversion time $\approx$ 50 ns

Physical Dimensions inches (millimeters) unless otherwise noted

0.785
[19.94] MAX

16   9

0.220–0.310
[5.59–7.87]

R 0.025
[0.64]

1   8

R 0.005–0.020
[0.13–0.51] TYP

0.037 ± 0.005
[0.94 ± 0.13] TYP

0.005
[0.13]
MIN TYP

0.055 ± 0.005
[1.40 ± 0.13] TYP

0.020–0.060
[0.51–1.52] TYP

0.290–0.320
[7.37–8.13]

GLASS SEALANT

0.200
[5.08]
MAX TYP

0.180
[4.57] MAX

0.010 ± 0.002
[0.25 ± 0.05] TYP

0.125–0.200
[3.18–5.08] TYP

0.150 MIN TYP
[3.81]

0.080
[2.03] MAX
BOTH ENDS

90° ± 4°
TYP

95° ± 5°
TYP

0.018 ± 0.003
[0.46 ± 0.08] TYP

0.310–0.410
[7.87–10.41]

0.100 ± 0.010
[2.54 ± 0.25] TYP

J16A (REV L)

Ceramic Dual-in-Line Package (J)
Order Number DS1651J, DS1653J, DS3651J or DS3653J
NS Package Number J16A

0.092
(2.337)
DIA NOM
(2X)

0.090
(2.286)
NOM

0.843–0.870
(21.41–22.10)

16 15 14 13 12 11 10 9

PIN NO. 1 IDENT

0.250 ± 0.005
(6.350 ± 0.127)

1 2 3 4 5 6 7 8

0.280
(7.112)
MIN

0.030
(0.762)
MAX

0.300–0.320
(7.620–8.128)

0.065
(1.651)

0.060
(1.524)

0.040
(1.016)
TYP

0.130 ± 0.005
(3.302 ± 0.127)

0.145–0.200
(3.683–5.080)

95° ± 5°

0.009–0.015
(0.229–0.381)

90° ± 4°
TYP

0.020
(0.508)

0.325 +0.040
     −0.015

(8.255 +1.016
      −0.381)

0.075 ± 0.015
(1.905 ± 0.381)

0.018 ± 0.003
(0.457 ± 0.076)

0.125–0.140
(3.175–3.556)

MIN

0.100 ± 0.010
(2.540 ± 0.254)

N16A (REV E)

Molded Dual-in-Line Package (N)
Order Number DS3651N or DS3653N
NS Package Number N16A

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

IMPORTANT NOTICE