


DS3816C-512 16Mb Advanced NV SRAM with Clock

www.maxim-ic.com

FEATURES

- 5V operation $\pm 10\%$
- Surface-mount NV RAM BGA module construction
- 512k x 32 NV SRAM memory space and separate 64 x 8 real-time clock memory space
- Real-time clock maintains hundredths of seconds, seconds, minutes, hours, day, date, month and year with leap year compensation valid up to 2100
- Removable backup power source provides more than 8 years of timekeeping and data retention
- Read and write access times as fast as 70ns for NV SRAM memory and 150ns for real-time clock
- Automatic data protection during power loss
- Unlimited write cycle endurance
- Low-power CMOS operation
- Battery monitor checks remaining capacity daily
- Industrial temperature range of -40°C to +85°C

PACKAGE OUTLINE




DESCRIPTION

The DS3816C-512 is a 524,288 x 32-advanced nonvolatile (NV) SRAM module with a 168-bump ball grid array (BGA) pinout. The highly integrated DS3816C-512 contains a 64-byte real time clock, four 8Mb SRAMs and control circuitry which constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the DS3816C-512 makes use of an attached DS3802 Battery Cap to maintain clock information and preserve stored data while protecting that data by disallowing all memory accesses. Additionally, the DS3816C-512 has dedicated circuitry for monitoring the status of V_{CC} and the status of an attached DS3802 Battery Cap.

PIN ASSIGNMENT Figure 1 (Top View)


Because the DS3816C-512 has a total of 168 balls and only 75 active signals, balls are wired together into numbered groups, thus providing redundant connections for every signal.



PIN DESCRIPTION

A18- A0	- Address Inputs	BW	- Battery Warning Output
DQ31 - DQ0	- NV SRAM Data In/Data Out	INT	- Interrupt Output
DQC7-DQC0	- Clock Data In/Data Out	V _{CC}	- Power (5V)
$\overline{\text{CE3}}$ - $\overline{\text{CEO}}$	- NV SRAM Chip Enable Inputs	GND	- Ground
CEC	- Clock Chip Enable Input	RSV1	- No Connect
$\overline{\text{WE3}}$ - $\overline{\text{WEO}}$	- NV SRAM Write Enable Inputs	RSV2	- No Connect
WEC	- Clock Write Enable Input	VBAT	- DS3802 Battery Cap Connection
\overline{OE}	- NV SRAM Output Enable Input	OEC	- Clock Output Enable Input
	1 I		

BLOCK DIAGRAM Figure 2



NV SRAM READ MODE

The DS3816C-512 executes an NV SRAM read cycle whenever $\overline{WE0} - \overline{WE3}$ (Write Enables) are inactive (high), any or all of $\overline{CE0} - \overline{CE3}$ (Chip Enables) are active (low) and $\overline{0E}$ (Output Enable) is active (low). The unique address specified by the 19 address inputs $(A_0 - A_{18})$ defines which of the 524,288 words of data is accessed. The four chip enable signals ($\overline{CE0} - \overline{CE3}$) determine which bytes in the addressed word are output on data lines DQ31 – DQ0. Valid data will be output within t_{ACC} (NV SRAM Access Time) after the last address input signal is stable, providing that \overline{CE} and $\overline{0E}$ (Output Enable) access times are also satisfied. If \overline{CE} and $\overline{0E}$ access times are not satisfied, then data access must be measured from the later occurring signal (\overline{CE} or $\overline{0E}$) and the limiting parameter is either t_{CO} for \overline{CE} or t_{OE} for $\overline{0E}$ rather than t_{ACC}.

NV SRAM WRITE MODE

The DS3816C-512 executes an NV SRAM write cycle whenever any or all of the \overline{WE} signals ($\overline{WE0} - \overline{WE3}$) are active (low) and any of the corresponding \overline{CE} signals ($\overline{CE0} - \overline{CE3}$) are active (low) after all address inputs are stable. The later occurring falling edge of \overline{CE} or \overline{WE} will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. $\overline{WE0} - \overline{WE3}$ must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The $\overline{0E}$ control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if output drivers are enabled (\overline{CE} and $\overline{0E}$ active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

CLOCK READ MODE

The DS3816C-512 executes a clock read cycle whenever $\overline{\text{WEC}}$ (Clock Write Enable) is inactive (high), $\overline{\text{CEC}}$ (Clock Chip Enable) is active (low) and $\overline{\text{OEC}}$ (Output Enable) is active (low). The unique clock address specified by address inputs $A_0 - A_5$ defines which of the 64 bytes of data is accessed. Valid data will be output within t_{ACC} (Clock Access Time) after the last address input signal is stable, providing that $\overline{\text{CEC}}$ and $\overline{\text{OEC}}$ (Output Enable) access times are also satisfied. If $\overline{\text{CEC}}$ and $\overline{\text{OEC}}$ access times are not satisfied, then data access must be measured from the later occurring signal ($\overline{\text{CEC}}$ or $\overline{\text{OEC}}$) and the limiting parameter is either t_{CO} for $\overline{\text{CEC}}$ or t_{OE} for $\overline{\text{OEC}}$ rather than t_{ACC} . Only addresses 0 to 3 FH are implemented in the clock address space. Accesses to clock addresses higher than 3 FH are undefined.

CLOCK WRITE MODE

The DS3816C-512 executes a clock write cycle whenever $\overline{\text{WEC}}$ is active (low) and $\overline{\text{CEC}}$ is active (low) after all address inputs are stable. The later occurring falling edge of $\overline{\text{CEC}}$ or $\overline{\text{WEC}}$ will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of $\overline{\text{CEC}}$ or $\overline{\text{WEC}}$. All address inputs must be kept valid throughout the write cycle. WEC must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The $\overline{\text{OEC}}$ control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if output drivers are enabled ($\overline{\text{CEC}}$ and $\overline{\text{OEC}}$ active) then $\overline{\text{WEC}}$ will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The DS3816C-512 provides full functional capability for V_{CC} greater than 4.5V and write protects by 4.25V. Data is maintained in the absence of V_{CC} without any additional support circuitry. The DS3816C-512 constantly monitors V_{CC} . Should the supply voltage decay to V_{TP} , the device automatically write protects itself, all inputs become "don't care," and all outputs become high impedance. As V_{CC} falls below approximately 2.7V, a power switching circuit electrically connects an

attached DS3802 Battery Cap to the SRAM to retain data. During power-up, when V_{CC} rises above approximately 2.7V, the power switching circuit connects external V_{CC} to the SRAM and disconnects the DS3802. Normal RAM operation can resume after V_{CC} exceeds 4.5V.

BATTERY MONITORING

The DS3816C-512 automatically monitors the battery in an attached DS3802 Battery Cap on a 24-hour time interval. Such monitoring begins within t_{REC} after V_{CC} rises above V_{TP} and is suspended when power failure occurs.

After each 24-hour period has elapsed, the battery is connected to an internal 1M Ω test resistor for one second. During this one second, if battery voltage falls below the battery voltage trip point (2.6V), the battery warning output \overline{BW} is asserted. Once asserted, \overline{BW} remains active until the battery cap or DS3802 is replaced. The battery is still retested after each V_{CC} power-up, however, even if \overline{BW} is active. If the battery voltage is found to be higher than 2.6V during such testing, \overline{BW} is a de-asserted and regular 24-hour testing resume. \overline{BW} has an open-drain output driver.

ADDRESS BIT 7 BIT 0 RANGE 0 0.1 SECONDS 00-99 0.01 SECONDS 1 0 10 SECONDS SECONDS 00-59 2 0 **10 MINUTES** MINUTES 00-59 3 М 10 MIN ALARM MIN ALARM 00-59 4 0 12/24 10 A/P 10 HR HOURS 01-12+A/P or 00-23 CLOCK, CALENDAR, TIME OF DAY ALARM 10 A/P 10 HR 5 M 12/24 HR ALARM 01-12+A/P or 00-23 REGISTERS 6 0 0 0 0 0 DAY\$ 01-07 7 м 0 0 0 0 DAY ALARM 01-07 10 DATE 8 0 0 DATE 01-31 EOSC ESQW 10 MO 0 9 MONTHS 01-12 10 YEARS YEARS 00-99 COMMAND в ТΕ IPSW IH/LO PU/LVL WAM WAF TDM TDF REGISTER WATCHDOG С 0.1 SECONDS 0.01 SECONDS 00-99 ALARM REGISTERS D 10 SECONDS SECONDS 00-99 Ε USER REGISTERS 3F

CLOCK REGISTERS Figure 3

TIME OF DAY ALARM MASK BITS Figure 4

REGISTER			
MINUTES HOURS DAYS		DAYS	
1	1	1	ALARM ONCE PER MINUTE
0	1	1	ALARM WHEN MINUTES MATCH
0	0	1	ALARM WHEN MINUTES AND HOURS MATCH
0	0	0	ALARM WHEN MINUTES, HOURS AND DAYS MATCH

NOTE:

Any other bit combinations produce illogical operation.

CLOCK REGISTERS

The DS3816C-512 clock has 14 8-bit internal registers that contain all timekeeping, alarm, watchdog, and control information. The clock, calendar, alarm, and watchdog registers are memory locations that contain both external (user accessible) and internal copies of the data. The external copies are independent of internal functions except that they are updated periodically by simultaneous transfer from the incremented internal copies. The Command Register bits are affected by both internal and external functions. In addition to the 14 registers, the clock also contains 50 bytes of user RAM. Clock registers 0, 1, 2, 4, 6, 8, 9, and A (hex) contain day, date, and time information stored in binary-code decimal (BCD) format. Registers 3, 5, and 7 contain time-of-day alarm information also stored in BCD format. Register B is the Command Register containing eight 1-bit binary fields. Registers C and D contain watchdog alarm information stored in BCD format. Addresses E through 3F are general-purpose user RAM.

DAY, DATE AND TIME REGISTERS

Registers 0, 1, 2, 4, 6, 8, 9, and A (hex) contain day, date and time information in BCD format. Eleven bits within these eight registers are not used and will always read zero regardless of how they are written. Bits 6 and 7 in the Month Register (register 9) are binary control bits.

When set to logic 0, $\overline{\text{EOSC}}$ (register 9, bit 7) enables the clock oscillator. This bit will normally be turned on by the user during device initialization. The oscillator can be turned on and off as needed by enabling or disabling this bit.

Register 9, bit 6, $\overline{\text{ESQW}}$, enables and disables the output of a 1024Hz square wave. Because this feature is not supported in the DS3816C-512, $\overline{\text{ESQW}}$ should be set to logic one.

Bit 6 of the Hour Register (register 4) is defined as the 12- or 24-Hour Select Bit. When set to logic one, the 12-hour format is selected. In the 12-hour format, bit 5 is the AM/PM bit with logic 1 being PM. In the 24-hour mode, bit 5 is the upper-order 10-hour bit (set for hours 20-23).

The external day, date, and time registers are updated from their internal counterparts every 0.01 seconds except when the TE bit (bit 7 of register B) is set low or the clock oscillator is not running ($\overline{\text{EOSC}}$ high). Setting TE low will freeze the external day, date, and time registers at their present values allowing all the registers to be read or written without any of them being updated from the internal registers. After the registers have been read or written, setting TE high will re-enable external register updates. While TE is set low and the external registers are frozen, the internal registers continue to be incremented.

TIME OF DAY ALARM REGISTERS

Registers 3, 5, and 7 contain the Time of Day Alarm registers. Bits 3, 4, 5, and 6 of register 7 will always read zero regardless of how they are written. Bit 7s of registers 3, 5, and 7 are mask bits (Figure 4). When all of the mask bits are logic 0, a time of day alarm will only occur when registers 2, 4, and 6 match the values stored in registers 3, 5, and 7. An alarm will be generated every day when bit 7 of register 7 is set to logic 1. Similarly, an alarm is generated every hour when registers 7 and 5 both have bit 7 set to logic 1. When registers 7, 5 and 3 all have bit 7 set to logic 1, an alarm will occur every minute at the point where register 1 (seconds) rolls over from 59 to 00. Whenever an alarm occurs, the Time of Day Alarm Flag TDF (register B bit 0) and the internal Time of Day Interrupt signal will go to the active state. If the Interrupt Switch bit IPSW (register B bit 6) is set to a logic 0 and the Time of Day Alarm Mask bit TDM (register B bit 3) is logic 0, the Interrupt Output pin INT will also activate.

Time of day alarm registers are written and read in the same format as the day, date, and time registers. The Time of Day Alarm Flag, Time of Day Interrupt and \overline{INT} output are always cleared when the Time of Day Alarm registers are read or written.

WATCHDOG ALARM REGISTERS

Registers C and D contain the timeout period for the Watchdog Alarm. The two registers contain a count from 0.01 to 99.99 seconds in BCD format. The two Watchdog Alarm Registers can be written or read in any order. After a new value is entered or either of the Watchdog Alarm Registers is read, an internal watchdog timer will start counting down from the entered Watchdog Alarm Register value toward zero. When zero is reached, the Watchdog Alarm Flag (register B, bit 1) and the internal Watchdog Interrupt signal will go to the active state. If the Interrupt Switch bit IPSW (register B, bit 6) is set to logic 1 and the Watchdog Alarm Mask bit WAM (register B, bit 3) is logic 0, the Interrupt Output \overline{INT} will also activate. The watchdog timer countdown is interrupted and the timer is re-initialized to the value in the Watchdog Alarm Registers every time either Watchdog Alarm Register is accessed. Controlled, periodic accesses to the Watchdog Alarm Registers can prevent the activation of the Watchdog Alarm Flag, the internal Watchdog Interrupt signal and the \overline{INT} output. The Watchdog Alarm Registers always read the value entered. The actual watchdog timer is internal and is not accessible. Writing 00H to registers C and D will disable the Watchdog Alarm feature.

COMMAND REGISTER

Register B, the Command Register, contains control bits and flag bits. The operation of each bit is described below.

TE - Transfer Enable (bit 7) When set to logic 0, this bit disables the transfer of data between internal and external clock registers. The contents of the external registers are frozen and reads and writes of day, date and time information are not affected by updates. This bit must be set to logic 1 to enable updates.

IPSW - Interrupt Switch (bit 6) This bit should be initialized to logic 1 to connect the internal Watchdog Interrupt signal to the \overline{INT} output pin. Setting this bit to logic 0 connects the internal Time of Day Interrupt signal to the \overline{INT} output pin.

HI/LO - \overline{INT} Sink or Source Current (bit 5) When this bit is set to logic 1 and V_{CC} is applied, the \overline{INT} output pin will source current when activated (see I_{OH} spec). When this bit is set to logic 0, \overline{INT} will sink current (see I_{OL} spec).

PU/LVL - \overline{INT} **Pulse or Level (bit 4)** When this bit is set to logic 0, \overline{INT} will be in the level mode, going to the logic level define by the HI/LO bit and staying there until the interrupt is cleared. When this bit is set to logic 1, \overline{INT} will be in pulse mode, sourcing or sinking current as defined by the HI/LO bit for a minimum of 3ms and then releasing.

WAM - Watchdog Alarm Mask (bit 3) When this bit is set to logic 0, the internal Watchdog Interrupt signal will be enabled. If IPSW is also set to logic 1, any Watchdog Alarm will activate the \overline{INT} output. When this bit is set to logic 1, Watchdog Alarms will have no effect on the internal Watchdog Interrupt signal or on the \overline{INT} pin.

TDM - Time of Day Alarm Mask (bit 2) When this bit is set to logic 0, the internal Time of Day Interrupt signal will be enabled. If IPSW is set to logic 0, any Time of Day Alarm will activate the \overline{INT} output. When this bit is set to logic 1, Time of Day Alarms will have no effect on the internal Time of Day Interrupt signal or on the \overline{INT} pin.

WAF - Watchdog Alarm Flag (bit 1) This bit is set to logic 1 when a Watchdog Alarm occurs (regardless of the state of the Watchdog Alarm Mask bit WAM). WAF is read-only. This bit is reset when either of the Watchdog Alarm Registers is accessed. When the PU/LVL bit is in the pulse mode, this flag will only be set to logic 1 for the 3 ms duration of the \overline{INT} output pulse.

TDF - **Time of Day Alarm Flag (bit 0)** This bit is set to logic 1 when a Time of Day Alarm occurs (regardless of the state of the Time of Day Alarm Mask bit TDM). TDF is read-only. The time the alarm occurred can be determined by reading the Time of Day Alarm Registers. This bit is reset to logic 0 when any of the Time of Day Alarm Registers is accessed. When the PU/LVL bit is in the pulse mode, this flag will only be set to logic 1 for the 3ms duration of the INT output pulse.

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to ground Operating temperature Storage temperature Soldering temperature -0.3 to +6.0 V -40°C to 85°C -40°C to 85°C See J-STD-020A specification

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS					_Δ = -40°C	to 85°C)
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	
Logic 1 Input Voltage	V_{IH}	2.2		V _{CC}	V	
Logic 0 Input Voltage	V _{IL}	0		0.8	V	

DC ELECTRICAL CHARACT	(T _A = -40°C to 85°C; V _{CC} = 5V±10%				5V±10%)	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I _{IL}	-5		5	μΑ	
I/O Leakage Current	I _{IO}	-1		1	μΑ	
Output Current @ 2.4V	I _{OH}	-1			mA	
Output Current @ 0.4V	I _{OL}	2.1			mA	
Standby Current (all $\overline{CE} = V_{IH}$)	I _{CCS1}		3	7	mA	
Standby Current (all $\overline{CE} = V_{CC} - 0.3V$)	I _{CCS2}		2	4	mA	
Operating Current (one $\overline{CE} = V_{IL}$)	I _{CCO1}			85	mA	3
Operating Current (all $\overline{CE} = V_{IL}$)	I _{CCO2}			350	mA	3
Write Protection Voltage	V _{TP}	4.25	4.37	4.5	V	

CAPACITANCE


(T_A = 25°C)

	(' '	A 2 00)				
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance: A18-A0, OE	CIN		25	50	pF	
Input Capacitance: $\overline{CE3} - \overline{CE0}$, $\overline{WE3} - \overline{WE0}$, \overline{CEC} , \overline{WEC} , \overline{OEC}	CIN		5	10	pF	
I/O Capacitance: DQ31-DQ0, DQC7-DQC0	CI/O		5	10	pF	
Output Capacitance: BW, INT	COUT		5	10	pF	


DS3816C-512

C ELECTRICAL CHARACTERISTICS $(T_A = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 5V \pm 10\%)$							
		NV S	RAM	CLOCK			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	70		150		ns	
Access Time	t _{ACC}		70		150	ns	
OE to Output Valid	t _{OE}		35		70	ns	
CE to Output Valid	t _{CO}		70		150	ns	
\overline{OE} or \overline{CE} to Output Active	t _{COE}	5		5		ns	5
Output High-Z from Deselection	t _{OD}		25		50	ns	5
Output Hold from Address Change	t _{OH}	5		5		ns	
Write Cycle Time	t _{WC}	70		150		ns	
CE Pulse Width	t _{CW}	55		150			
Write Pulse Width	t _{WP}	55		100		ns	
Address Setup Time	t _{AW}	0		0		ns	
Write Recovery Time	t _{WR1}	5		10		ns	11
white Recovery Thile	t _{WR2}	12		10		ns	12
Output High-Z from \overline{WE}	t _{ODW}		25		50	ns	5
Output Active from \overline{WE}	t _{OEW}	5		5		ns	5
Data Setup Time	t _{DS}	30		60		ns	4
Data Hold Time	t _{DH1}	0		0		ns	11
	t _{DH2}	7		0		ns	12

TIMING DIAGRAM: READ CYCLE





TIMING DIAGRAM: WRITE CYCLE 1 (WE)




SEE NOTES 2, 4, 6, 7, 8 AND 11

TIMING DIAGRAM: WRITE CYCLE 2 (\overline{CE})






POWER-DOWN/POWER-UP CONDITION



See Note 10

TIMING DIAGRAM: BATTERY WARNING DETECTION



See Note 13

POWER-DOWN/POWER-UP TIMING					(T _A = -40°C to 85°C)		
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES	
V_{CC} Fail Detect to \overline{CE} and \overline{WE} Inactive	t _{PD}			0	μs	10	
V_{CC} Slew from V_{TP} to 0V	t _F	300			μs		
V_{CC} Slew from 0V to V_{TP}	t _R	300			μs		
V_{CC} Valid to \overline{CE} and \overline{WE} Inactive	t _{PU}			2	ms		
V _{CC} Valid to End of Write Protection	t _{REC}			125	ms		
V_{CC} Valid to \overline{BW} Valid	t _{BPU}			1	S	13	
INT Pulse Width (PU/LVL bit high)	t _{IPW}	3			ms	14	

BATTERY WARNING TIMING $(T_A = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 5V \pm 10\%)$

		(· A			-, -00	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Battery Test Cycle	t _{BTC}		24		hr	
Battery Test Pulse Width	t _{BTPW}			1	S	
Battery Test to BW Active	t _{BW}			1	S	

					(T,	₄ = 25°C)
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t _{DR}	8			years	9

WARNING:

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- 1. $\overline{\text{WE}}$ is high throughout read cycle.
- 2. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high impedance state.
- 3. All outputs open-circuited.
- 4. t_{DS} is measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 5pF load and are not 100% tested.
- 6. If the \overline{CE} low transition occurs simultaneously with or later than the \overline{WE} low transition, the output buffers remain in a high impedance state during this period.
- 7. If the \overline{CE} high transition occurs prior to or simultaneously with the \overline{WE} high transition, the output buffers remain in a high impedance state during this period.
- 8. If \overline{WE} is low or the \overline{WE} low transition occurs prior to or simultaneously with the \overline{CE} low transition, the output buffers remain in a high impedance state during this period.
- 9. Expected data retention time can be extended indefinitely if the DS3802 Battery Cap is periodically replaced.
- 10. In a power down condition the voltage on any pin may not exceed the voltage on V_{CC} .
- 11. t_{WR1} , t_{DH1} are measured from \overline{WE} going high.
- 12. t_{WR2} , t_{DH2} are measured from \overline{CE} going high.
- 13. BW are open-drain outputs and cannot source current. External pull-up resistors should be connected to these pins for proper operation. Both pins will sink 10mA.
- 14. INT will activate within 100ns after the alarm condition arises.


DC TEST CONDITIONS

Outputs Open All voltages are referenced to ground

AC TEST CONDITIONS

Output load: 100pF + 1 TTL gate Input pulse levels: 0V to 3.0V Timing measurement reference levels input: 1.5V output: 1.5V Input pulse rise and fall times: 5ns


DS3816C-512 PACKAGE DIMENSIONS






DIM		MIN	MAX	
Α	in	1.720	1.730	
	mm	43.69	43.94	
В	in	1.720	1.730	
	mm	43.69	43.94	
С	in	0.108	0.118	
	mm	2.74	3.00	
D	in	1.497	1.503	
	mm	38.02	38.18	
Е	in	0.047	0.053	
	mm	1.19	1.35	
F	in	0.108	0.118	
	mm	2.74	3.00	
G	in	0.047	0.053	
	mm	1.19	1.35	
Н	in	0.305	0.320	
	mm	7.74	8.13	
Ι	in	0.125	0.135	
	mm	3.10	3.43	
J	in	-	.135	
	mm	-	3.43	
K	in	0.025	0.032	
	mm	0.64	0.76	

DS3816C-512 PACKAGE DIMENSIONS (With Attached DS3802 Battery Cap)



D	DIM	MIM	MAX
А	in	-	1.830
A	mm	-	45.046
В	in	-	1.830
D	mm	-	45.046
С	in	-	0.435
C	mm	-	10.708
D	in	-	0.0390
D	mm	-	0.9600



DS3816C-512 RECOMMENDED LAND PATTERN (With Overlaid

Package Outline)

The DS3816C-512 ball grid array is a subset of the industry-standard 40mm BGA format, with all balls on a 50mil grid. Corner balls have been removed to provide space for the electrical and mechanical interface features that facilitate attachment of the DS3802 Battery Cap.

