

DS75160A/DS75161A/DS75162A **IEEE-488 GPIB Transceivers**

General Description


This family of high-speed-Schottky 8-channel bi-directional transceivers is designed to interface TTL/MOS logic to the IEEE Standard 488-1978 General Purpose Interface Bus (GPIB). PNP inputs are used at all driver inputs for minimum loading, and hysteresis is provided at all receiver inputs for added noise margin. The IEEE-488 required bus termination is provided internally with an active turn-off feature which disconnects the termination from the bus when V_{CC} is removed.


The General Purpose Interface Bus is comprised of 16 signal lines - 8 for data and 8 for interface management. The data lines are always implemented with DS75160A, and the management lines are either implemented with DS75161A in a single-controller system, or with DS75162A in a multicontroller system.

Features

- 8-channel bi-directional non-inverting transceivers
- Bi-directional control implemented with TRI-STATE® output design
- Meets IEEE Standard 488-1978
- High-speed Schottky design
- Low power consumption
- High impedance PNP inputs (drivers)
- 500 mV (typ) input hysteresis (receivers)
- On-chip bus terminators
- No bus loading when V_{CC} is removed
- Pin selectable open collector mode on DS75160A driver outputs
- Accommodates multi-controller systems

Connection Diagrams






Top View

Order Number DS75160AN or DS75160AWM See NS Package Number M20B or N20A


Dual-In-Line Package



TL/F/5804~15

Order Number DS75162AWM, DS75162AN See NS Package Number M24B or N24B

Dual In-Line Package



Order Number DS75161AN or DS75161AWM See NS Package Number M20B or N20B

TL/F/5804-1

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage, V_{CC}
Input Voltage

5.5V -65°C to +150°C

Storage Temperature Range Lead Temperature (Soldering, 4 sec.)

*Derate molded package 15.2 mW/°C above 25°C.

260°C + 03 2°Cc

Maximum Power Dissipation* at 25°C Molded Package

Electrical Characteristics (Notes 2 and 3)

	Min	Max	Units
V _{CC} , Supply Voltage	4.75	5.25	٧
T _A , Ambient Temperature	0	70	°C
IOL, Output Low Current			
Bus		48	mA
Terminal		16	mA

Operating Conditions

Symbol	Paramo	eter	Conditions			Тур	Max	Units
V _{IH}	High-Level Input Vol	tage						٧
V _{IL}	Low-Level Input Volt	age					0.8	٧
V _{IK}	Input Clamp Voltage		I _I = -18 m/	\ \		-0.8	-1.5	V
V _{HYS}	Input Hysteresis	Bus			400	500		mV
V _{OH}	High-Level	Terminal	I _{OH} = -800) μΑ	2.7	3.5		v
	Output Voltage	Bus (Note 5)	$I_{OH} = -5.2$	mA	2.5	3.4		
V _{OL}	Low-Level	Terminal	I _{OL} = 16 m/	\		0.3	0.5	v
	Output Voltage	Bus	I _{OH} = 48 m/	4		0.4	0.5	
I _{IH}	High-Level	Terminal and	V _I = 5.5V			0.2	100	μА
	Input Current	TE, PE, DC,	$V_I = 2.7V$	-		0.1	20	μ
lıL.	Low-Level input Current	SC Inputs	V _I = 0.5V			-10	-100	μΑ
V _{BIAS}	Terminator Bias Voltage at Bus Port		Driver Disabled	I _{I(bus)} = 0 (No Load)	2.5	3.0	3.7	٧
ILOAD	Terminator	us Loading urrent Bus [$V_{l(bus)} = -1.5V \text{ to } 0.4V$	-1.3			
	Bus Loading		1	$V_{I(bus)} = 0.4V \text{ to } 2.5V$	0		-3.2	
	Current		Driver Disabled	V _{I(bus)} = 2.5V to 3.7V			2.5 -3.2	mA
		0		V _{I(bus)} = 3.7V to 5V	0		2.5	
				V _{I(bus)} = 5V to 5.5V	0.7		2.5	
			V _{CC} = 0V, V _{I(bus)} = 0V to 2.5V				40	μΑ
los	Short-Circuit	Terminal		= 0V (Note 4)	-15	-35	-75	mA
	Output Current	Bus (Note 5)			-35	-75	-150	""
lcc	Supply Current	DS75160A	Transmit, TE	$= 2V, PE = 2V, V_I = 0.8V$		85	125	
ļ		20/01007	Receive, TE = 0.8V, PE = 2V, V _I = 0.8V			70	100	mA.
		DS75161A	$TE = 0.8V, DC = 0.8V, V_I = 0.8V$			84	125	
		DS75162A	TE = 0.8V, [$OC = 0.8V, SC = 2V, V_1 = 0.8V$		85	125	
C _{IN}	Bus-Port Capacitance	Bus	V _{CC} = 5V or	r 0V, $V_{I} = 0V$ to 2V,		20	30	рF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to +70°C temperature range and the 4.75V to 5.25V power supply range. All typical values are for T_A = 25°C and V_{CC} = 5.0V.

Note 3: All currents into device pins are shown as positive; all currents out of device pins are shown as negative; all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.

Note 4: Only one output at a time should be shorted.

http://www.national.com

Note 5: This characteristic does not apply to outputs on DS75161A and DS75162A that are open collector.

¹⁸⁹⁷ mW


	tching Character		T		DS75160A			DS75161A			DS75162A			16 - 100
Symbol Parameter	Parameter	From	То	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
t _{PLH}	Propagation Delay Time, Low to High Level Output	Terminal	Bus	$V_L = 2.3V$ $R_L = 38.3\Omega^1$		10	20		10	20		10	20	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Termina	bus	C _L = 30 pF Figure 1		14	20		14	20		14	20	ns
t _{PLH}	Propagation Delay Time, Low to High Level Output	Bus	Terminal	$V_L = 5.0V$ $R_L = 240\Omega$		14	20		14	20		14	20	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	Du3	Tommar	C _L = 30 pF Figure 2		10	20		10	20		10	20	ns
^t PZĤ	Output Enable Time to High Level	-	. =4	V _I = 3.0V V _L = 0V R _L = 480Ω C _L = 15 pF Figure 1 V _I = 0V V _L = 2.3V R _L = 38.3Ω C _L = 15 pF Figure 1		19	32		23	40		23	40	ns
t _{PHZ}	Output Disable Time From High Level	TE, DC, or SC				15	22		15	25		15	25	ns
t _{PZL}	Output Enable Time to Low Level	(Note 2) (Note 3)	Bus			24	35		28	48		28	48	ns
t _{PLZ}	Output Disable Time From Low Level					17	25		17	27		17	27	ns
t _{PZH}	Output Enable Time to High Level			$V_l = 3.0V$ $V_L = 0V$		17	33		18	40		18	40	ns
[†] PHZ	Output Disable Time From High Level	TE, DC, or SC	Terminal	$\begin{array}{c} R_L = 3 k\Omega \\ C_L = 15 pF \end{array}$ Terminal Figure 1		15	25		22	33		22	33	ns
t _{PZL}	Output Enable Time to Low Level	(Note 2) (Note 3)		$V_I = 0V$ $V_L = 5V$		25	39		28	52		28	52	ns
t _{PLZ}	Output Disable Time From Low Level			$R_L = 280\Omega$ $C_L = 15 pF$ Figure 1		15	27		20	35		20	35	ns
t _{PZH}	Output Pull-Up Enable Time (DS75160A Only)	PE	Bus	V _I = 3V V _L = 0V		10	17		NA			NA		ns
t _{PHZ}	Output Pull-Up Disable Time (DS75160A Only)	(Note 2)	543	$R_L = 480\Omega$ $C_L = 15 pF$ Figure 1		10	15		NA			NA		ns


Note 1: Typical values are for $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$ and are meant for reference only.

Note 2: Refer to Functional Truth Tables for control input definition.

Note 3: Test configuration should be connected to only one transceiver at a time due to the high current stress caused by the Vi voltage source when the output connected to that input becomes active.

Switching Load Configurations







TL/F/5804-9

*C_L includes jig and probe capacitance FIGURE 2

Connection Diagrams (Continued)



TL/F/5804-2



TL/F/5804-3

Order Number DS75161AN, DS75162AN or DS75161AWM See NS Package Number M20B, N20A or N22A

Functional Description

DS75160A

This device is an 8-channel bi-directional transceiver with one common direction control input, denoted TE. When used to implement the IEEE-488 bus, this device is connected to the eight data bus lines, designated DIO1-DIO8. The port connections to the bus lines have internal terminators. in accordance with the IEEE-488 Standard, that are deactivated when the device is powered down. This feature guarantees no bus loading when $V_{CC} = 0V$. The bus port outputs also have a control mode that either enables or disables the active upper stage of the totem-pole configuration. When this control input, denoted PE, is in the high state, the bus outputs operate in the high-speed totem-pole mode. When PE is in the low state, the bus outputs operate as open collector outputs which are necessary for parallel polling.

DS75161A

This device is also an 8-channel bi-directional transceiver which is specifically configured to implement the eight management signal lines of the IEEE-488 bus. This device, paired with the DS75160A, forms the complete 16-line interface between the IEEE-488 bus and a single controller instrumentation system. In compliance with the system organization of the management signal lines, the SRQ, NDAC, and NRFD bus port outputs are open collector. In contrast to the DS75160A, these open collector outputs are a fixed configuration. The direction control is divided into three groups. The DAV, NDAC, and NRFD transceiver directions are controlled by the TE input. The ATN, SRQ, REN, and IFC transceiver directions are controlled by the DC input. The EOI transceiver direction is a function of both the TE and DC inputs, as well as the logic level present on the ATN channel. The port connections to the bus lines have internal terminators identical to the DS75160A.


DS75162A

This device is identical to the DS75161A, except that an additional direction control input is provided, denoted SC. The SC input controls the direction of the REN and IFC transceivers that are normally controlled by the DC input on the DS75161A. This additional control function is instrumental in implementing multiple controller systems.

Table	of Slau	al I in	Ahhr	eviations	

Table of Signal Line Abbreviations								
Signal Line Classi- fication	Mne- monic	Definition	Device					
	DC	Direction Control	DS75161A/ DS75162A					
Control	PE	Pull-Up Enable	DS75160A					
Signals	TE	Talk Enable	All					
	SC	System Controller	DS75162A					
Data	B1-B8	Bus Side of Device						
I/O Ports	D1-D8	Terminal Side of Device	DS75160A					
	ATN	Attention						
	DAV	Data Valid						
1	EOI	End or Identify						
Management	IFC	Interface Clear	DS75161A/					
Signals	NDAC	Not Data Accepted	DS75162A					
1	NRFD	Not Ready for Data						
	REN	Remote Enable	1					
	SRQ	Service Request						

Logic Diagrams



Note 3: Driver and receiver outputs are totem-pole configurations Note 4: The driver outputs of DS75160A can have their active puti disabled by switching the PE input (pin 11) to the logic low state. This mode configures the outputs as open collector.

TL/F/5804-4

Logic Diagrams (Continued) DS75161A DS75162A 5 NDAC TERMINAL 8 ATN 10 SRQ 3 REN TL/F/5804-5 TL/F/5804-6 Denotes driver - Denotes receiver Note 3: Symbol "OC" specifies open collector output Note 4: Driver and receiver outputs that are not specified "OC" are totem-pole configurations TL/F/5804-7


Switching Waveforms

BUS (OUTPUT)

Transmit Propagation Delays TERMINAL* 0V 1.5V 1.5V 1.5V 1.5V


TL/F/5804-10

Receive Propagation Delays




TL/F/5804-11

Terminal Enable/Disable Times



TL/F/5804-12

Bus Enable/Disable Times




*Input signal: f = 1.0 MHz, 50% duty cycle, $t_{\rm f} = t_{\rm f} \le 5$ ns

TL/F/5804-13

Performance Characteristics

Bus Port Load Characteristics



TL/F/5804-14

Refer to Electrical Characteristics table

Functional Truth Tables

DS75160A

Contro	•	Data Transcelvers					
TE	PE	Direction	Bus Port Configuration				
Н	Н	Т	Totem-Pole Output				
Н	L	Т	Open Collector Output				
L	X	R	Input				

DS75161A

Control Input Level					Transceiver Signal Direction							
TE	DC	ATN	•	EOI	REN	IFC	SRQ	NRFD	NDAC	DAV		
Н	Н		R		R	R	Т	R	R	Т		
н	L		Т		Т	Т	R	R	R	Т		
L	н		R		R	R	Т	Т	Т	R		
L	L		Т		Т_	Т	R	T	Т	R		
Н	Х	Н		Т								
L	X	н		R								
×	н	L		R								
Х	L	L		Т								

DS75162A

Con	Control Input Level					Transceiver Signal Direction									
sc	TE	DC	AT	ATN*		REN	IFC	SRQ	NRFD	NDAC	DAV				
Н	Н	Н		R		Т	Т	Т	R	R	Т				
Н	н	L		Т		Т	Т	R	R	R	Т				
Н	L	н		R		Т	Т	T	Т	Т	R				
Н	L	L	1	Т		Т	Т	R	Т	Т	R				
L	н	Н		R		R	R	T	R	R	Т				
L	н	L		Т		R	R	R	R	R	Т				
L	L	Н		R		R	R	T	Т	Т	R				
L	L	L		T	L	R	R	R	Т	Т	R				
х	н	Х	Н		Т										
X	L	х	н		R										
×	x	н	L		R		·								
×	Х	L	L		Т										

H = High level input

L = Low level input

X = Don't care

T = Transmit, i.e., signal outputted to bus

R = Receive, i.e., signal outputted to terminal

^{*}The ATN signal level is sensed for internal multiplex control of EOI transmission direction logic.