

# DS7834/DS8834 Quad TRI-STATE® Bus Transceivers

#### **General Description**

This family of TRI-STATE bus transceivers offers extreme versatility in bus organized data transmission systems. The data bus may be unterminated, or terminated DC or AC, at one or both ends. Drivers in the third (high impedance) state load the data bus with a negligible leakage current. The receiver input current is low, allowing at least 100 driver/receiver pairs to utilize a single bus. The bus loading is unchanged when  $V_{CC} = 0V$ . The receiver incorporates hysteresis to provide greater noise immunity. Both devices utilize a high current TRI-STATE output driver. The DS7834/DS8834 employs TTL outputs on the receiver.


The DS7834/DS8834 are inverting quad transceivers with two common inverter driver disable controls.

#### **Features**

Receiver hysteresis	400 mV typ
Receiver noise immunity	1.4V typ
Bus terminal current for	
normal $V_{CC}$ or $V_{CC} = 0V$	80 μA max
Receivers	
Sink	16 mA at 0.4V max
Source	2.0 mA (Mil) at 2.4V min
	5.2 mA (Com) at 2.4V min
Drivers	
Sink	50 mA at 0.5V max
	32 mA at 0.4V max
Source	10.4 mA (Com) at 2.4V min
	5.2 mA (Mil) at 2.4V min
Drivers have TRI-STATE out	utputs
B Receivers have TRI STATE	outpute

- Receivers have TRI-STATE outputs
- Capable of driving 100Ω DC-terminated Buses
- Compatible with Series 54/74

#### **Connection Diagram**



TL/F/5809-1

Top View Order Number DS7834J, or DS8834N See NS Package Number J16A or N16A

http://www.national.com

#### Dual-In-Line Package

#### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7.0V
Input Voltage	5.5V
Output Voltage	5.5V
Maximum Power Dissipation* at 25°C	
Cavity Package	1509 mW
Molded Package	1476 mW
*Derate cavity package 10.1 mW/°C above 25°C; de 11.8 mW/°C above 25°C.	erate molded package

Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 4 seconds)	) 260°C

## **Operating Conditions**

7.1	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )			
DS7834	4.5	5.5	v
DS8834	4.75	5.25	V
Temperature (T <sub>A</sub> )			
DS7834	-55	+ 125	°C
DS8834	0	+ 70	°C

### Electrical Characteristics (Notes 2 and 3)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
DISABLE	/DRIVER INPUT					1		
VIH	High Level Input Voltage	V <sub>CC</sub> = Min			2.0			V
VIL	Low Level Input Voltage	V <sub>CC</sub> = Min		<u> </u>			0.8	v
Чн	High Level Input Current	$V_{CC} = Max$ $V_{IN} = 2.4V$					40	μA
			V <sub>IN</sub> = 5.5V				1.0	mA
կլ	Low Level Input Current	V <sub>CC</sub> = Max, V	IN = 0.4V			-1.0	-1.6	mA
IIND	Driver Diasbled Input Low Current	Driver Disable	input = 2.0V, $V_{IN} = 0$	).4V			-40	μΑ
V <sub>CL</sub>	Input Clamp Diode	$V_{\rm CC} = 5.0V, I_{\rm I}$	$N = -12 \text{ mA}, T_A = 2$	25°C		-0.8	-1.5	v
RECEIVE	ER INPUT/BUS OUTPUT	•						
VTH	High Level Threshold Voltage	old Voltage V <sub>CC</sub> = Max DS7834 DS8834		DS7834	1.4	1.75	2.1	V
				DS8834	1.5	1.75	2.0	v
VTL	Low Level Threshold Voltage	V <sub>CC</sub> = Min		DS7834	0.8	1.35	1.6	v
			DS8834		0.8	1.35	1.5	v
IBH	Bus Current, Output	$V_{BUS} = 4.0V$	V <sub>BUS</sub> = 4.0V V <sub>CC</sub> = Max, Disable Input = 2.0V			25	80	μA
	Disabled or High		$V_{\rm CC} = 0V$			5.0	80	μA
		$V_{CC} = Max, V_{SUS} = 0.4V$ , Disable Input = 2.0V		nput = 2.0V			-40	μA
VOH	Logic "1" Output Voltage		$I_{OUT} = -5.2  \text{mA}$	DS7834	2.4	2.75		V
			$I_{OUT} = -10.4 \text{ mA}$	DS7834	2.4	2.75		v
VOL	Logic "0" Output Voltage	$V_{CC} = Min$ $V_{OUT} = 50 \text{ mA}$		L		0.28	0.5	v
			$I_{OUT} = 32 \text{ mA}$				0.4	v
los	Output Short Circuit Current	V <sub>CC</sub> = Max, (Note 4)		-40	-62	-120	mA	
RECEIVE	EROUTPUT							
VOH	Logic "1" Output Voltage	V <sub>CC</sub> = Min	$I_{OUT} = -2.0 \text{ mA}$	DS7834	2.4	3.0		v
			$l_{OUT} = -5.2 \mathrm{mA}$	DS8834	2.4	2.9		v
VOL	Logic "0" Output Voltage	$V_{CC} = Min, I_{OUT} = 16 \text{ mA}$			1	0.22	0.4	v
los	Output Short Circuit Current			DS7834	-28	-40	-70	mA
20			8	DS8834	-30		-70	mA
Icc	Supply Current	V <sub>CC</sub> = Max		I	<u> </u>	75	95	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature range for the DS7834 and across the 0°C to  $+70^{\circ}$ C range for the DS8834. All typicals are given for V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25^{\circ}C.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
t <sub>pd0</sub>	Propagation Delay to a Logic "0" from Input to Bus	(Figure 1)	DS7834/DS8834		10	20	ns
t <sub>pd1</sub>	Propagation Delay to a Logic "1" from Input to Bus	(Figure 1)	DS7834/DS8834		11	30	ns
t <sub>pd0</sub>	Propagation Delay to a Logic "0" from Bus to Output	(Figure 2)	DS7834/DS8834		16	35	ns
t <sub>pd1</sub>	Propagation Delay to a Logic "1" from Bus to Output	(Figure 2)	DS7834/DS8834		18	30	ns
t <sub>PHZ</sub>	Delay from Disable Input to High Impedance State (from Logic "1" Level)	$C_L = 5.0 \text{ pF}$ , <i>(Figures 1</i> and <i>2)</i> Driver Only			8	20	ns
<sup>t</sup> PLZ	Delay from Disable Input to High Impedance State (from Logic "0" Level)	$C_L = 5.0 \text{ pF}$ , ( <i>Figures 1</i> and 2) Driver Only			20	35	ns
<sup>t</sup> PZH	Delay from Disable Input to Logic "1" Level (from High Impedance State)	$C_L = 50 \text{ pF}$ , <i>(Figures 1</i> and <i>2)</i> Driver Only			24	40	ns
t <sub>PZL</sub>	Delay from Disable Input to Logic "0" Level (from High Impedance State)	$C_L = 50 \text{ pF}, (Figures 1 \text{ and } 2) \text{ Driver Only}$			19	35	ns

## **AC Test Circuit**







FIGURE 1. Driver Output Load





## **Switching Time Waveforms**






TL/F/5809-6

http://www.national.com

11-61

DS7834/DS8834



## **Truth Table**

Disable Input	Input Bus Output		Receiver Output (OUT <sub>X</sub> )	Mode of Operation						
DS7834/I	DS7834/DS8834									
1	х		BUS	Receive Bus Signal						
0	1	0	1	Drive Bus						
0	0	1	0	Drive Bus						

X = Don't care