

HCTS93MS

Radiation Hardened 4-Bit Binary Ripple Counter

August 1995

FeaturesIntersil

- 3 Micron Radiation Hardened SOS CMOS
- Total Dose 200K RAD (Si)
- SEP Effective LET No Upsets: >100 MEV-cm²/mg
- Single Event Upset (SEU) Immunity < 2 x 10⁻⁹ Errors/ Bit-Day (Typ)
- Dose Rate Survivability: >1 x 10¹² RAD (Si)/s
- Dose Rate Upset >10¹⁰ RAD (Si)/s 20ns Pulse
- Latch-Up Free Under Any Conditions
- Military Temperature Range: -55°C to +125°C
- Significant Power Reduction Compared to LSTTL ICs
- DC Operating Voltage Range: 4.5V to 5.5V
- . LSTTL Input Compatibility
 - VIL = 0.8V Max
 - VIH = VCC/2 Min
- Input Current Levels Ii $\leq 5\mu A$ at VOL, VOH


Description

The Intersil HCTS93MS is a Radiation Hardened 4-bit binary ripple counter consisting of four master-slave flip-flops internally connected to provide a divide-by-two and a divide-by-eight section. Each section has a separate clock input.


The HCTS93MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family.

Pinouts

14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T14



14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE (FLATPACK) MIL-STD-1835 CDFP3-F14 TOP VIEW




Ordering Information

PART NUMBER	TEMPERATURE RANGE	SCREENING LEVEL	PACKAGE
HCTS93DMSR	-55°C to +125°C	Intersil Class S Equivalent	14 Lead SBDIP
HCTS93KMSR	-55°C to +125°C	Intersil Class S Equivalent	14 Lead Ceramic Flatpack
HCTS93D/Sample	+25°C	Sample	14 Lead SBDIP
HCTS93K/Sample	+25°C	Sample	14 Lead Ceramic Flatpack
HCTS93HMSR	+25°C	Die	Die

HCTS93MS

Functional Diagram



VCC = 5 GND = 10

TRUTH TABLE

2	2		OUTI	PUTS		
MR1	MR2	Q0	Q1	Q2	Q3	
Н	Н	L	L	L	L	
L	Н	Count				
Н	L	Count				
L	L	Count				

2

OUTPUTS COUNT Q3 Q0 Q1 Q2 0 L L L L Н L L 1 L L L 2 Н 3 Н Н L L L Н L 4 Н L Н L 5 L L 6 Н Н 7 Н Н Н L L L L Н Н L L Н 9 10 L Н L Н L Н Н Н 11 12 L L Н Н 13 Н L Н

Н

Н

Н

Н

14

15

L

Н

NOTE: H = HIGH Voltage Level, L = LOW Voltage Level, Q0 Connected to $\overline{CP0}$

Absolute Maximum Ratings

Reliability Information

Supply Voltage (VCC)0.5V to +7.0V	Thermal Res
Input Voltage Range, All Inputs0.5V to VCC +0.5V	SBDIP Pa
DC Input Current, Any One Input±10mA	Ceramic F
DC Drain Current, Any One Output±25mA	Maximum Pa
(All Voltage Reference to the VSS Terminal)	SBDIP Pa
Storage Temperature Range (TSTG)65°C to +150°C	Ceramic F
Lead Temperature (Soldering 10sec) +265°C	If device pow
Junction Temperature (TJ) +175°C	sinking or de
ESD Classification Class 1	SBUID Do

Thermal Resistance	θ_{JA}	$\theta_{\sf JC}$
SBDIP Package	74°C/W	24°C/W
Ceramic Flatpack Package	116°C/W	30°C/W
Maximum Package Power Dissipation at +12	5°C Ambien	t
SBDIP Package		0.68W
Ceramic Flatpack Package		0.43W
If device power exceeds package dissipation	capability, pı	ovide heat
sinking or derate linearly at the following rate		
SBDIP Package	1	3.5mW/°C
Ceramic Flatpack Package		8.6mW/°C

CAUTION: As with all semiconductors, stress listed under "Absolute Maximum Ratings" may be applied to devices (one at a time) without resulting in permanent damage. This is a stress rating only. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The conditions listed under "Electrical Performance Characteristics" are the only conditions recommended for satisfactory device operation.

Operating Conditions

Supply Voltage (VCC)+4.5V to +5.5V	Input Low Voltage (VIL)
Operating Temperature Range (T _A)55°C to +125°C	Input High Voltage (VIH)
Input Rise and Fall Times at VCC = 4.5V (TR, TF) 100ns/V Max	

TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTE 1)	GROUP A SUB-		LIM	IITS	
PARAMETER	SYMBOL	CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	20	μΑ
		VIIN = VCC OI GIND	2, 3	+125°C, -55°C	-	400	μΑ
Output Current (Sink)	IOL	VCC = 4.5V, VIH = 4.5V, VOUT = 0.4V, VIL = 0V	1	+25°C	4.8	-	mA
(Sirik)		VOOT = 0.4V, VIL = 0V	2, 3	+125°C, -55°C	4.0	-	mA
Output Current (Source)	IOH	VCC = 4.5V, VIH = 4.5V, VOUT = VCC - 0.4V,	1	+25°C	-4.8	-	mA
(Source)		VIL = 0V	2, 3	+125°C, -55°C	-4.0	-	mA
Output Voltage Low	VOL	VCC = 4.5V, VIH = 2.25V, IOL = 50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
		VCC = 5.5V, VIH = 2.75V, IOL = 50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	-	0.1	V
Output Voltage High	VOH	VCC = 4.5V, VIH = 2.25V, IOH = -50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
		VCC = 5.5V, VIH = 2.75V, IOH = -50μA, VIL = 0.8V	1, 2, 3	+25°C, +125°C, -55°C	VCC -0.1	-	V
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	1	+25°C	-	±0.5	μΑ
Current		GIND	2, 3	+125°C, -55°C	-	±5.0	μΑ
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V (Note 2)	7, 8A, 8B	+25°C, +125°C, -55°C	-	-	-

NOTES:

- 1. All voltages referenced to device GND.
- 2. For functional tests, VO \geq 4.0V is recognized as a logic "1", and VO \leq 0.5V is recognized as a logic "0".

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

		GROUP (NOTES 1, 2) A SUB-		LIMITS			
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	GROUPS	TEMPERATURE	MIN	MAX	UNITS
CP0 to Q0	TPHL	VCC = 4.5V	9	+25°C	2	32	ns
			10, 11	+125°C, -55°C	2	39	ns
	TPLH	VCC = 4.5V	9	+25°C	2	27	ns
			10, 11	+125°C, -55°C	2	33	ns
CP1 to Q1	TPHL	VCC = 4.5V	9	+25°C	2	32	ns
			10, 11	+125°C, -55°C	2	39	ns
	TPLH	VCC = 4.5V	9	+25°C	2	27	ns
			10, 11	+125°C, -55°C	2	33	ns
CP1 to Q2	TPHL	VCC = 4.5V	9	+25°C	2	39	ns
			10, 11	+125°C, -55°C	2	47	ns
	TPLH	VCC = 4.5V	9	+25°C	2	32	ns
			10, 11	+125°C, -55°C	2	39	ns
CP1 to Q3	TPHL	VCC = 4.5V	9	+25°C	2	42	ns
			10, 11	+125°C, -55°C	2	51	ns
	TPLH	VCC = 4.5V	9	+25°C	2	36	ns
			10, 11	+125°C, -55°C	2	44	ns
MRn to Qn	TPHL	VCC = 4.5V	9	+25°C	2	33	ns
			10, 11	+125°C, -55°C	2	40	ns

NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

					LIMITS		
PARAMETER	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Capacitance Power	CPD	VCC = 5.0V, f = 1MHz	1	+25°C	-	39	pF
Dissipation			1	+125°C, -55°C	-	99	pF
Input Capacitance	CIN	VCC = 5.0V, f = 1MHz	1	+25°C	-	10	pF
			1	+125°C	-	10	pF
Output Transition	TTHL,	VCC = 4.5V	1	+25°C	-	15	ns
Time	TTLH		1	+125°C, -55°C	-	22	ns
Max Clock	FMAX	VCC = 4.5V, VIH = 4.5V,	1	+25°C	30	-	MHz
Frequency		VIL = 0.0V	1	+125°C	20	-	MHz
Pulse Width CP0,	TW	VCC = 4.5V, VIH = 4.5V,	1	+25°C	16	-	ns
CP1		VIL = 0.0V	1	+125°C	24	-	ns
Reset Pulse Width	TW	VCC = 4.5V, VIH = 4.5V, VIL = 0.0V	1	+25°C	16	-	ns
			1	+125°C	24	-	ns
Reset Removal	TREM	VCC = 4.5V, VIH = 4.5V,	1	+25°C	10	-	ns
Time		VIL = 0.0V	1	+125°C	15	-	ns

NOTE

^{1.} The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.

TABLE 4. DC POST RADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS

		(NOTES 1.2)		200K RAD LIMITS			
PARAMETER	SYMBOL	(NOTES 1, 2) CONDITIONS	TEMPERATURE	MIN	MAX	UNITS	
Quiescent Current	ICC	VCC = 5.5V, VIN = VCC or GND	+25°C	-	0.4	mA	
Output Current (Sink)	IOL	VCC = 4.5V, VIN = VCC or GND, VOUT = 0.4V	+25°C	4.0	-	mA	
Output Current (Source)	IOH	VCC = 4.5V, VIN = VCC or GND, VOUT = VCC -0.4V	+25°C	-4.0	-	mA	
Output Voltage Low	VOL	VCC = 4.5V or 5.5V, VIH = VCC/2, VIL = 0.8V, IOL = 50μA	+25°C	-	0.1	V	
Output Voltage High	VOH	VCC = 4.5V or 5.5V, VIH = VCC/2, VIL = 0.8V, IOH = -50μA	+25°C	VCC -0.1	-	V	
Input Leakage Current	IIN	VCC = 5.5V, VIN = VCC or GND	+25°C	-	±5	μА	
Noise Immunity Functional Test	FN	VCC = 4.5V, VIH = 2.25V, VIL = 0.8V, (Note 3)	+25°C	-	-	V	
CP0 to Q0	TPHL	VCC = 4.5V	+25°C	2	39	ns	
	TPLH	VCC = 4.5V	+25°C	2	33	ns	
CP1 to Q1	TPHL	VCC = 4.5V	+25°C	2	39	ns	
	TPLH	VCC = 4.5V	+25°C	2	33	ns	
CP1 to Q2	TPHL	VCC = 4.5V	+25°C	2	47	ns	
	TPLH	VCC = 4.5V	+25°C	2	39	ns	
CP1 to Q3	TPHL	VCC = 4.5V	+25°C	2	51	ns	
	TPLH	VCC = 4.5V	+25°C	2	44	ns	
MRn to Qn	TPHL	VCC = 4.5V	+25°C	2	40	ns	

NOTES:

- 1. All voltages referenced to device GND.
- 2. AC measurements assume RL = 500Ω , CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.
- 3. For functional tests $VO \ge 4.0V$ is recognized as a logic "1", and $VO \le 0.5V$ is recognized as a logic "0".

TABLE 5. BURN-IN AND OPERATING LIFE TEST, DELTA PARAMETERS (+25°C)

PARAMETER	GROUP B SUBGROUP	DELTA LIMIT
ICC	5	6µА
IOL/IOH	5	-15% of 0 Hour

TABLE 6. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS		METHOD	GROUP A SUBGROUPS	READ AND RECORD
Initial Test (Preburn-In)		100%/5004	1, 7, 9	ICC, IOL/H
Interim Test I (Postburi	n-ln)	100%/5004	1, 7, 9	ICC, IOL/H
Interim Test II (Postbur	n-In)	100%/5004	1, 7, 9	ICC, IOL/H
PDA	PDA		1, 7, 9, Deltas	
Interim Test III (Postbu	rn-In)	100%/5004	1, 7, 9	ICC, IOL/IOH
PDA		100%/5004	1, 7, 9, Deltas	
Final Test		100%/5004	2, 3, 8A, 8B, 10, 11	
Group A (Note 1)		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11	
Group B Subgroup B-5		Sample/5005	1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas	Subgroups 1, 2, 3, 9, 10, 11
	Subgroup B-6	Sample/5005	1, 7, 9	
Group D		Sample/5005	1, 7, 9	

NOTE:

1. Alternate Group A testing in accordance with Method 5005 of Mil-Std-883 may be exercised.

TABLE 7. TOTAL DOSE IRRADIATION

CONFORMANCE		TEST		READ AND	RECORD
GROUPS	METHOD	PRE RAD	POST RAD	PRE RAD	POST RAD
Group E Subgroup 2	5005	1, 7, 9	Table 4	1, 9	Table 4 (Note 1)

NOTE:

1. Except FN Test Which will be performed 100% go/no-go

TABLE 8. STATIC AND DYNAMIC BURN-IN TEST CONNECTIONS

				OSCILLATOR		
OPEN	GROUND	1/2 VCC = 3V \pm 0.5V	$VCC = 6V \pm 0.5V$	50kHz	25kHz	
STATIC I BURN-IN (Note 1)						
4, 6, 7, 8, 9, 11, 12, 13	1, 2, 3, 10, 14	-	5	-	-	
STATIC II BURN-IN (Note 1)						
4, 6, 7, 8, 9, 11, 12, 13	10	-	1, 2, 3, 5, 14	-	-	
DYNAMIC BURN-IN (Note 2)						
4, 6, 7, 13	2, 3, 10	8, 9, 11, 12	5	14	1	

NOTES:

- 1. Each pin except VCC and GND will have a resistor of 10K $\!\Omega\pm5\%$ for static burn-in
- 2. Each pin except VCC and GND will have a resistor of 1K $\Omega \pm 5\%$ for dynamic burn-in

TABLE 9. IRRADIATION TEST CONNECTIONS

OPEN	GROUND	VCC = 5V ± 0.5V
4, 6, 7, 8, 9, 11, 12, 13	10	1, 2, 3, 5, 14

NOTE: Each pin except VCC and GND will have a resistor of $47 \text{K}\Omega \pm 5\%$ for irradiation testing. Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures.

HCTS93MS

Intersil Space Level Product Flow - 'MS'

Wafer Lot Acceptance (All Lots) Method 5007 (Includes SEM)

GAMMA Radiation Verification (Each Wafer) Method 1019, 4 Samples/Wafer, 0 Rejects

100% Nondestructive Bond Pull, Method 2023

Sample - Wire Bond Pull Monitor, Method 2011

Sample - Die Shear Monitor, Method 2019 or 2027

100% Internal Visual Inspection, Method 2010, Condition A

100% Temperature Cycle, Method 1010, Condition C, 10 Cycles

100% Constant Acceleration, Method 2001, Condition per Method 5004

100% PIND, Method 2020, Condition A

100% External Visual

100% Serialization

100% Initial Electrical Test (T0)

100% Static Burn-In 1, Condition A or B, 24 hrs. min., +125°C min., Method 1015

100% Interim Electrical Test 1 (T1)

100% Delta Calculation (T0-T1)

100% Static Burn-In 2, Condition A or B, 24 hrs. min., $\pm 125^{\circ}$ C min., Method 1015

100% Interim Electrical Test 2 (T2)

100% Delta Calculation (T0-T2)

100% PDA 1, Method 5004 (Notes 1and 2)

100% Dynamic Burn-In, Condition D, 240 hrs., +125°C or Equivalent, Method 1015

100% Interim Electrical Test 3 (T3)

100% Delta Calculation (T0-T3)

100% PDA 2, Method 5004 (Note 2)

100% Final Electrical Test

100% Fine/Gross Leak, Method 1014

100% Radiographic, Method 2012 (Note 3)

100% External Visual, Method 2009

Sample - Group A, Method 5005 (Note 4)

100% Data Package Generation (Note 5)

NOTES:

- 1. Failures from Interim electrical test 1 and 2 are combined for determining PDA 1.
- 2. Failures from subgroup 1, 7, 9 and deltas are used for calculating PDA. The maximum allowable PDA = 5% with no more than 3% of the failures from subgroup 7.
- 3. Radiographic (X-Ray) inspection may be performed at any point after serialization as allowed by Method 5004.
- 4. Alternate Group A testing may be performed as allowed by MIL-STD-883, Method 5005.
- 5. Data Package Contents:
 - Cover Sheet (Intersil Name and/or Logo, P.O. Number, Customer Part Number, Lot Date Code, Intersil Part Number, Lot Number, Quantity).
 - Wafer Lot Acceptance Report (Method 5007). Includes reproductions of SEM photos with percent of step coverage.
 - GAMMA Radiation Report. Contains Cover page, disposition, Rad Dose, Lot Number, Test Package used, Specification Numbers, Test equipment, etc. Radiation Read and Record data on file at Intersil.
 - X-Ray report and film. Includes penetrometer measurements.
 - Screening, Electrical, and Group A attributes (Screening attributes begin after package seal).
 - Lot Serial Number Sheet (Good units serial number and lot number).
 - Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test.
 - The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902

TEL: (321) 724-7000 FAX: (321) 724-7240

EUROPE


Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China

TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029


AC Timing Diagrams




AC VOLTAGE LEVELS

PARAMETER	нстѕ	UNITS
VCC	4.50	V
VIH	3.00	V
VS	1.30	V
VIL	0	V
GND	0	V

AC Load Circuit




Pulse Width, Removal Timing Diagram Negative Edge Trigger



AC VOLTAGE LEVELS

PARAMETER	нстѕ	UNITS
VCC	4.5	V
VIH	3.0	V
VS	1.3	V
VIL	0	V
GND	0	V

Pulse Width, Removal Load Circuit



Die Characteristics

DIE DIMENSIONS:

89 x 88 mils 2.25mm x 2.24mm

METALLIZATION:

Type: AISi

Metal Thickness: 11kÅ ± 1kÅ

GLASSIVATION:

Type: SiO₂

Thickness: 13kÅ ± 2.6kÅ

WORST CASE CURRENT DENSITY:


 $<2.0 \times 10^5 \text{A/cm}^2$

BOND PAD SIZE:

 $100\mu m\ x\ 100\mu m$ 4 mils x 4 mils

Metallization Mask Layout

HCTS93MS



NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask series for the HCTS93 is TA14454A.