

## Radiation Hardened Quad Differential Line Receiver

Intersil's Satellite Applications Flow™ (SAF) devices are fully tested and guaranteed to 100kRAD total dose. These QML Class T devices are processed to a standard flow intended to meet the cost and shorter lead-time needs of large volume satellite manufacturers, while maintaining a high level of reliability.

The Intersil HS-26CT32RH-T is a Quad Differential Line Receiver designed for digital data transmission over balanced lines and meets the requirements of EIA Standard RS-422. Radiation Hardened CMOS processing assures low power consumption, high speed, and reliable operation in the most severe radiation environments.

The HS-26CT32RH-T has an input sensitivity of 200mV (typ.) over the common mode input voltage range of  $\pm 7V$ . The receivers are also equipped with input fail safe circuitry, which causes the outputs to go to a logic "1" when the inputs are open. TTL compatible Enable and Disable functions are common to all four receivers.

## Specifications

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed below must be used when ordering.


**Detailed Electrical Specifications for the HS-26CT32RH-T are contained in SMD 5962-95631.** A "hot-link" is provided from our website for downloading.

Intersil's Quality Management Plan (QM Plan), listing all Class T screening operations, is also available on our website.


- QML Class T, Per MIL-PRF-38535
- Radiation Performance
  - Gamma Dose . . . . .  $1 \times 10^5$  RAD(Si)
  - SEU and SEL . . . . . Immune to 100MeV/mg/cm<sup>2</sup>
- EIA RS-422 Compatible Inputs
- TTL Compatible Enable Inputs
- Input Fail Safe Circuitry
- High Impedance Inputs when Disabled or Powered Down
- Low Power Dissipation 138mW Standby (Max)
- Single 5V Supply
- Full -55°C to 125°C Military Temperature Range

## Pinouts


**HS1-26CT32RH-T (SBDIP) CDIP2-T16**  
TOP VIEW



**HS9-26CT32RH-T (FLATPACK), CDFP4-F16**  
TOP VIEW



Functional Diagram



TRUTH TABLE

DEVICE POWER ON/OFF	INPUTS			OUTPUT
	ENABLE	$\overline{\text{ENABLE}}$	INPUT	OUT
ON	0	1	X	HI-Z
ON	1	X	$\text{VID} \geq \text{VTH (Max)}$	1
ON	1	X	$\text{VID} \leq \text{VTH (Min)}$	0
ON	X	0	$\text{VID} \geq \text{VTH (Max)}$	1
ON	X	0	$\text{VID} \leq \text{VTH (Min)}$	0
ON	1	X	Open	1
ON	X	0	Open	1

**Die Characteristics**

**DIE DIMENSIONS:**

2140 $\mu$ m x 3290 $\mu$ m x 533 $\mu$ m  $\pm$ 25.4 $\mu$ m  
 (85 x 130 x 21 mils  $\pm$ 1 mil)

**METALLIZATION:**

M1: Mo/TiW  
 Thickness: 5800 $\text{\AA}$   
 M2: Al/Si/Cu  
 Thickness: 10k $\text{\AA}$   $\pm$ 1k $\text{\AA}$

**SUBSTRATE POTENTIAL:**

Internally connected to V<sub>DD</sub>. May be left floating.

**BACKSIDE FINISH:**

Silicon

**PASSIVATION:**

Type: SiO<sub>2</sub>  
 Thickness: 8k $\text{\AA}$   $\pm$ 1k $\text{\AA}$

**WORST CASE CURRENT DENSITY:**

< 2.0e5 A/cm<sup>2</sup>


**TRANSISTOR COUNT:**

315

**PROCESS:**

Radiation Hardened CMOS, AVLSI

**Metallization Mask Layout**



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)