

3.3 VOLT MULTIMEDIA FIFO 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8, and 4,096 x 8 PRELIMINARY IDT72V10081, IDT72V11081 IDT72V12081, IDT72V13081 IDT72V14081

# **FEATURES:**

- 256 x 8-bit organization array (IDT72V10081)
- 512 x 8-bit organization array (IDT72V11081)
- 1,024 x 8-bit organization array (IDT72V12081)
- 2,048 x 8-bit organization array (IDT72V13081)
- 4,096 x 8-bit organization array (IDT72V14081)
- 15 ns read/write cycle time
- 5V input tolerant
- Independent Read and Write clocks
- Empty and Full Flags signal FIFO status
- Output Enable puts output data bus in high-impedance state
- Available in 32-pin plastic Thin Quad FlatPack (TQFP)
- Industrial temperature range (-40°C to +85°C)


#### **DESCRIPTION:**

The IDT72V10081/72V11081/72V12081/72V13081/72V14081 devices are low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These devices have a 256, 512, 1,024, 2,048 and 4,096 x 8-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK) and Write Enable pin ( $\overline{WEN}$ ). Data is written into the Multimedia FIFO on every rising clock edge when the Write Enable pin is asserted. The output port is controlled by another clock pin (RCLK) and Read Enable pin ( $\overline{REN}$ ). The Read Clock can be tied to the Write Clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An Output Enable pin ( $\overline{OE}$ ) is provided on the read port for three-state control of the output.


The Multimedia FIFOs have two fixed flags, Empty (EF) and Full (FF). These FIFOs are fabricated using IDT's submicron CMOS technology.

# **FUNCTIONAL BLOCK DIAGRAM**



IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

# **PIN CONFIGURATION**



TQFP (PR32-1, order code: PF)
TOP VIEW

# **PIN DESCRIPTIONS**

Symbol	Name	I/O	Description	
D0-D7	Data Inputs	1	Data inputs for a 8-bit bus.	
ĒĒ	Empty Flag	0	When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is HIFO is not empty. EF is synchronized to RCLK.	
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.	
ŌĒ	Output Enable	I	When $\overline{\text{OE}}$ is LOW, the data output bus is active. If $\overline{\text{OE}}$ is HIGH, the output data bus will be in a high-impedance state.	
Q0-Q7	Data Outputs	0	Data outputs for a 8-bit bus.	
RCLK	Read Clock	I	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN is asserted.	
REN	Read Enable	I	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.  Data will not be read from the FIFO if the EF is LOW.	
RS	Reset	I	When $\overline{\text{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\text{FF}}$ goes HIGH, and $\overline{\text{EF}}$ goes LOW. A Reset is required before an initial Write after power-up.	
WCLK	Write Clock	1	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable is asserted.	
WEN	Write Enable	Ι	When WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. Data will not be written into the FIFO if the FF is LOW.	
Vcc	Power		3.3V volt power supply.	
GND	Ground	Ī	Ground pin.	

### **ABSOLUTE MAXIMUM RATINGS**(1)

Symbol	Rating	Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with	-0.5 to +5	V
	Respect to GND		
Tstg	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	-50 to +50	mA

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
  permanent damage to the device. This is a stress rating only and functional operation
  of the device at these or any other conditions above those indicated in the operational
  sections of the specification is not implied. Exposure to absolute maximum rating
  conditions for extended periods may affect reliability.
- 2. VCC terminal only.

# RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage Industrial	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage Industrial	2.0	_	5.5	V
VIL	Input Low Voltage Industrial	-0.5	_	0.8	V
Та	Operating Temperature	-40	_	85	°C
	Industrial				

# DC ELECTRICAL CHARACTERISTICS

(Industrial:  $VCC = 3.3V \pm 0.3V$ .  $TA = -40^{\circ}C$  to  $+85^{\circ}C$ )

		IDT72V10081 IDT72V11081 IDT72V12081 IDT72V13081 IDT72V14081 Industrial tclk = 15 ns			
Symbol	Parameter	Min.	Тур.	Max.	Unit
ILI <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	μА
Vон	Output Logic "1" Voltage, Iон = -2mA	2.4	_	_	V
VoL	Output Logic "0" Voltage, IoL = 8mA	_	_	0.4	V
ICC1 <sup>(3,4,5)</sup>	Active Power Supply Current	_	_	20	mA
ICC2 <sup>(3,6)</sup>	Standby Current	_	_	5	mA

#### NOTES:

- 1. Measurements with  $0.4 \leq VIN \leq VCC$ .
- 2.  $\overline{OE} \ge V_{IH}$ ,  $0.4 \le V_{OUT} \le V_{CC}$ .
- 3. Tested with outputs disabled (IOUT = 0).
- 4. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
- 5. Typical Icc1 = 0.17 + 0.48\*fs + 0.02\*CL\*fs (in mA) with Vcc = 3.3V, TA = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
- 6. All Inputs = Vcc 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.

### **CAPACITANCE** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN <sup>(2)</sup>	Input Capacitance	VIN = 0V	10	pF
Cout <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	pF

#### NOTES

- 1. With output deselected ( $\overline{OE} \ge VIH$ ).
- 2. Characterized values, not currently tested.

# AC ELECTRICAL CHARACTERISTICS(1)

(Industrial: VCC = 3.3 + 0.3V,  $TA = -40^{\circ}C$  to  $+ 85^{\circ}C$ )


		Industrial IDT72V10081L15 IDT72V11081L15 IDT72V12081L15 IDT72V13081L15 IDT72V14081L15		
Symbol	Parameter	Min.	Max.	Unit
fs	Clock Cycle Frequency	_	66.7	MHz
<b>t</b> A	Data Access Time	2	10	ns
tclk	Clock Cycle Time	15		ns
tclkh	Clock High Time	6	_	ns
tclkl	Clock Low Time	6	_	ns
tos	Data Setup Time	4	_	ns
tон	Data Hold Time	1	_	ns
tens	Enable Setup Time	4	_	ns
tenh	Enable Hold Time	1	_	ns
trs	Reset Pulse Width <sup>(1)</sup>	15	_	ns
trss	Reset Setup Time	10	_	ns
trsr	Reset Recovery Time	10	_	ns
trsf	Reset to Flag and Output Time	_	15	ns
tolz	Output Enable to Output in Low-Z <sup>(2)</sup>	0	_	ns
toe	Output Enable to Output Valid	3	8	ns
tонz	Output Enable to Output in High-Z <sup>(2)</sup>	3	8	ns
twff	Write Clock to Full Flag	_	10	ns
tref	Read Clock to Empty Flag	_	10	ns
tskew1	Skew time between Read Clock & Write Clock for Empty Flag &Full Flag	6	_	ns

#### NOTES:

- 1. Pulse widths less than minimum values are not allowed.
- $2. \ \ \mbox{Values guaranteed by design, not currently tested}.$

# **ACTEST CONDITIONS**

AC I ECI CONDITIONS	
In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1



or equivalent circuit

Figure 1. Output Load

\*Includes jig and scope capacitances.

### SIGNAL DESCRIPTIONS

# **INPUTS:**

**DATA IN (D0 - D7)** 

Data inputs for 8-bit wide data.

#### **CONTROLS:**

RESET (RS)

Reset is accomplished whenever the Reset ( $\overline{RS}$ ) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag ( $\overline{FF}$ ) will be reset to HIGH after trsf. The Empty Flag ( $\overline{EF}$ ) will be reset to LOW after trsf. During reset, the output register is initialized to all zeros.

#### WRITE CLOCK (WCLK)

A write cycle is initiated on the LOW-to-HIGH transition of the Write Clock (WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH transition of the Write Clock (WCLK). The Full Flag (FF) is synchronized with respect to the LOW-to-HIGH transition of the Write Clock (WCLK).

The Write and Read clocks can be asynchronous or coincident.

#### WRITE ENABLE (WEN)

When Write Enable ( $\overline{WEN}$ ) is low, data can be loaded into the input register and FIFO array on the LOW-to-HIGH transition of every Write Clock (WCLK). Data is stored in the FIFO array sequentially and independently of any on-going read operation.

To prevent data overflow, the Full Flag  $(\overline{FF})$  will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag  $(\overline{FF})$  will go HIGH after twff, allowing a valid write to begin. Write Enable  $(\overline{WEN})$  is ignored when the FIFO is full.

#### **READ CLOCK (RCLK)**

Data can be read on the outputs on the LOW-to-HIGH transition of the Read Clock (RCLK). The Empty Flag  $\overline{(EF)}$  is synchronized with respect to the LOW-to-HIGH transition of the Read Clock (RCLK).

The Write and Read clocks can be asynchronous or coincident.

### READ ENABLES (REN)

When both Read Enable  $(\overline{REN})$  is LOW, data is read from the FIFO array to the output register on the LOW-to-HIGH transition of the Read Clock (RCLK).

When Read Enable (REN) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag  $(\overline{EF})$  will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag  $(\overline{EF})$  will go HIGH after tREF and a valid read can begin. The Read Enable  $(\overline{REN})$  is ignored when the FIFO is empty.

### OUTPUT ENABLE (OE)

When Output Enable  $(\overline{OE})$  is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable  $(\overline{OE})$  is disabled (HIGH), the Q output data bus is in a high-impedance state.

#### **OUTPUTS:**

FULL FLAG (FF)

The Full Flag ( $\overline{FF}$ ) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset ( $\overline{RS}$ ), the Full Flag ( $\overline{FF}$ ) will go LOW after 256 writes for the IDT72V10081, 512 writes for the IDT72V11081, 1,024 writes for the IDT72V12081, 2,048 writes for the IDT72V13081 and 4,096 writes for the IDT72V14081.

The Full Flag (FF) is synchronized with respect to the LOW-to-HIGH transition of the Write Clock (WCLK).


#### EMPTY FLAG (EF)

The Empty Flag ( $\overline{EF}$ ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the Read Clock (RCLK).

#### DATA OUTPUTS (Q0 - Q7)


Data outputs for a 8-bit wide data.



#### NOTES:


- 1. After reset, the outputs will be LOW if  $\overline{OE}$  = 0 and high-impedance if  $\overline{OE}$  = 1.
- 2. The clocks (RCLK, WCLK) can be free-running during reset.

Figure 2. Reset Timing



tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between
the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.


Figure 3. Write Cycle Timing



NOTE: 6161 drw08

1. tskew1 is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then EF may not change state until the next RCLK edge.

Figure 4. Read Cycle Timing



1. When tskew1 ≥ minimum specification, tFRL = tclk + tskew1 tskew1 < minimum specification, tFRL = 2tclk + tskew1 or tclk + tskew1

The Latency Timings apply only at the Empty Boundary ( $\overline{\text{EF}} = \text{LOW}$ ).

Figure 5. First Data Word Latency Timing





Figure 6. Full Flag Timing




#### NOTE:

 When tskew1 ≥ minimum specification, tfrL = tclk + tskew1 tskew1 < minimum specification, tfrL = 2tclk + tskew1 or tclk + tskew1 The Latency Timings apply only at the Empty Boundary (EF = LOW).

Figure 7. Empty Flag Timing

# **ORDERING INFORMATION**



6161 drw18

