

3.3V CMOS 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER, WITH ADDRESS LATCHES

FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015;
 > 200V using machine model (C = 200pF, R = 0)
- 1.27mm pitch SOIC, 0.635mm pitch QSOP,
 0.65mm pitch SSOP, 0.65mm pitch TSSOP packages
- Extended commercial range of 40°C to +85°C
- VCC = $3.3V \pm 0.3V$, Normal Range
- Vcc = 2.3V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- All inputs, outputs and I/O are 5 Volt tolerant
- Supports hot insertion

Drive Features for LVC137A:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

DESCRIPTION:


The LVC137A 3-line to 8-line decoder/demultiplexer is built using advanced dual metal CMOS technology. The LVC137A is designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder minimizes the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

When the latch enable $(\overline{G2A})$ input is low, the LVC137A acts as a decoder/demultiplexer. When $\overline{G2A}$ transitions from low to high, the address present at the inputs (A, B, and C) is stored in the latches. Further address changes are ignored, provided $\overline{G2A}$ remains high. The output-enable (G1 and $\overline{G2B}$) inputs control the outputs independently of the select or latchenable inputs. All of the outputs are forced high if G1 is low or $\overline{G2B}$ is high.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVC137A has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.


Functional Block Diagram



EXTENDED COMMERCIAL TEMPERATURE RANGE

MAY 1999

PIN CONFIGURATION



SOIC/ SSOP/ TSSOP/ QSOP TOP VIEW

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
VTERM(2)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
V _{TERM} (3)	Terminal Voltage with Respect to GND	- 0.5 to +6.5	V
Tstg	Storage Temperature	- 65 to +150	°C
Іоит	DC Output Current	- 50 to +50	mA
lık	Continuous Clamp Current,	- 50	mA
Іок	VI < 0 or Vo < 0		
Icc	Continuous Current through	±100	mA
Iss	each Vcc or GND		

LVC OLIAD Link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

PIN DESCRIPTION

Pin Names	Description	
G1	Output Enable	
G2A	Latch Enable (Active LOW)	
G2B	Output Enable (Active LOW)	
Yx	Data Outputs	
A, B, C	Select Data Inputs	

CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6	pF
Соит	Output	Vout = 0V	5.5	8	pF
	Capacitance				
CI/O	I/O Port	VIN = 0V	6.5	8	pF
	Capacitance				

LVC QUAD Link

NOTE

1. As applicable to the device type.

FUNCTION TABLE(1)

	Inputs			Select Input	s				Out	outs			
Latch	Out	put											
Enable	Ena	able											
G2A	G1	G2B	С	В	Α	Yo	Y1	Y2	Y 3	Y4	Y 5	Y6	Y 7
Χ	Χ	Н	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
Χ	L	Χ	Χ	Χ	Χ	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	Н	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
L	Н	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	Н	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н
L	Н	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
L	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Ĺ
Н	Н	L	Χ	Χ	Χ		Outputs co	rrespondin	g to stored	address = I	; all other	outputs = H	

NOTE:

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = - 40°c to +85°c

Symbol	Parameter		Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
ViH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	_	_	V
		Vcc = 2.7V to 3.6V		2	_	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V		_	_	0.8	
lih lil	Input Leakage Current	Vcc = 3.6V	V _I = 0 to 5.5V	_	_	±5	μA
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = 0 to 5.5V	_	_	±10	μΑ
lozL	(3-State Output pins)						
loff	Input/Output Power Off Leakage	Vcc = 0V, Vin or Vo	≤5.5V	_	_	±50	μA
Vik	Clamp Diode Voltage	Vcc = 2.3V, In = - 18	BmA	_	- 0.7	- 1.2	V
VH	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ICCL ICCH ICCZ	Quiescent Power Supply Current	Vcc = 3.6V	Vin = GND or Vcc	_	_	10	μA
Δlcc	Quiescent Power Supply Current Variation	•	One input at Vcc – 0.6V other inputs at Vcc or GND		_	500	μA

NOTE:

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Cor	nditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	IOH = - 0.1mA	Vcc - 0.2	_	V
		Vcc = 2.3V	IOH = -6mA	2	_	
		Vcc = 2.3V	IOH = - 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		Vcc = 3.0V		2.4	_	
		Vcc = 3.0V	IOH = - 24mA	2.2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	I _{OL} = 0.1mA	_	0.2	V
		Vcc = 2.3V	IoL = 6mA	_	0.4	
			IoL = 12mA	_	0.7	
		Vcc = 2.7V	IoL = 12mA	_	0.4	
		Vcc = 3.0V	I _{OL} = 24mA	_	0.55	

NOTE:

LVC QUAD Link

^{1.} Typical values are at Vcc = 3.3V, +25°C ambient.

^{1.} VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to +85°C.

OPERATING CHARACTERISTICS, $T_A = 25^{\circ}C$

			Vcc = 2.5V±0.2V	Vcc = 3.3V±0.3V	Unit
Symbol	Parameter	Test Conditions	Typical	Typical	
CPD	Power Dissipation Capacitance	C _L = 0pF, f = 10Mhz	_	25	pF

SWITCHING CHARACTERISTICS (1)

		Vcc = 2.5V±0.2V		Vcc = 2.7V		Vcc = 3.3V±0.3V		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tPLH	Propagation Delay	_	_	_	6.9	1	6.2	ns
tphl	A to B, C to Yx							
tPLH	Propagation Delay	_	_	_	8.5	1	7.8	ns
tPHL	G2A to Yx							
tPLH	Propagation Delay	_	_	_	8.2	1	7.5	ns
tPHL	G1 or G2B to Yx							
tw	Pulse Duration, G2A	3	_	3	_	3	-	ns
tsu	Setup Time, at A, B, and C before $\overline{G2A} \downarrow$	2	_	2.1	_	1.9	_	ns
tH	Hold Time, at A, B, and C after $\overline{\text{G2A}} \downarrow$	1.2	_	1.1	_	1.1	_	ns
tsk(0)	Output Skew ⁽²⁾	_	_	_	_	_	1	ns

NOTES:

- 1. See test circuits and waveforms. $T_A = -40^{\circ}C$ to + 85°C.
- 2. Skew between any two outputs of the same package and switching in the same direction.


TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$Vcc^{(1)} = 2.5V \pm 0.2V$	Vcc ⁽²⁾ = 3.3V ±0.3V & 2.7V	Unit
VLOAD	2 x Vcc	6	V
ViH	Vcc	2.7	٧
VT	Vcc/2	1.5	٧
VLZ	150	300	mV
VHZ	150	300	mV
CL	30	50	pF

LVC QUAD Link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

CL= Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZouT of the Pulse Generator.

NOTES:

- 1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.
- 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns.

SWITCH POSITION

Test	Switch
Open Drain	Vload
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

LVC QUAD Link


OUTPUT SKEW - tsk (x) ٧/т INPUT -0V tPLH1 tPHL1 Vон Vт OUTPUT 1 Vol tsk (x) tsk (x) Vон Vт OUTPUT 2

tSK(x) = |tPLH2 - tPLH1| or |tPHL2 - tPHL1|


NOTES:

- 1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
- For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY




ENABLE AND DISABLE TIMES




NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.


SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH



ORDERING INFORMATION





CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674 www.idt.com*