April 1999

## Features

- Driven Direct from TTL or CMOS Logic
- Translates Logic Levels Up to 30V Levels
- Switches 20V ${ }_{\text {ACPP }}$ Signals When Used in Conjunction with the IH401A Varafet (As An Analog Gate)
- toN $\leq 300$ ns $\&$ t $_{\text {OFF }} \leq 200 n s$ for 30 V Level Shifts
- Quiescent Supply Current $\leq 100 \mu$ A for Any State (DC)
- Provides Both Normal \& Inverted Outputs


## Part Number Information

| PART NUMBER | TEMP. RANGE <br> $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE |
| :--- | :---: | :--- |
| IH6201CJE | 0 to 70 | 16 Ld CerDIP |
| IH6201MJE | -55 to 125 | 16 Ld CerDIP |
| IH6201CPE | 0 to 70 | 16 Ld PDIP |

## Description

The IH6201 is a CMOS, Monolithic, Dual Voltage Translator; it takes low level TTL or CMOS logic signals and converts them to higher levels (i.e. to $\pm 15 \mathrm{~V}$ swings). This translator is typically used in making solid state switches, or analog gates.

When used in conjunction with the IH401A Varafets, the combination makes a complete solid state switch capable of switching signals up to $22 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ and up to 20 MHz in frequency. This switch is a "break-before-make" type (i.e. toff time $<\mathrm{t}_{\mathrm{ON}}$ time). The combination has typical tOFF $\approx$ 80 ns and typical $\mathrm{tON} \approx 200 \mathrm{~ns}$ for signals up to $20 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ in amplitude.
A TTL "1" input strobe will force the $\theta$ driver output up to $V_{+}$ level; the $\bar{\theta}$ output will be driven down to the V - level. When the TTL input goes to " 0 ", the $\theta$ output goes to $V$ - and $\bar{\theta}$ goes to $V+$; thus $\theta$ and $\bar{\theta}$ are $180^{\circ}$ out of phase with each other. These complementary outputs can be used to create a wide variety of functions such as SPDT and DPDT switches, etc.; alternatively the complementary outputs can be used to drive N and P channel MOSFETs, to make a complete CMOS analog gate.

The driver typically uses +5 V and $\pm 15 \mathrm{~V}$ power supplies, however a wide range of $\mathrm{V}+$ and V - is also possible. It is necessary that $\mathrm{V}+>5 \mathrm{~V}$ for the driver to work properly, however.

## Pinout

IH6201
(OUTLINE DWGS, JE, PE)
TOP VIEW


## Functional Diagram



| Absolute Maximum Ratings |  |
| :---: | :---: |
| Supply Voltage (V+ to V-) | 35 V |
| V+ | 35V |
| V- | 35V |
| V + to $\mathrm{V}_{\text {IN }}$ | 40 V |

Absolute Maximum Ratings
V+....... . . . . . . . . . ....................................... 35 V

V+ to $V_{I N}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 V
Operating Conditions
Temperature Range $\qquad$ $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}$

| PARAMETER | TEST CONDITIONS | IH6201CJE, CPE |  |  | IH6201MJE |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $0^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $70^{\circ} \mathrm{C}$ | $-5^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ |  |
| $\theta$ or $\bar{\theta}$ Driver Output Swing | $\mathrm{V}_{1 N}=0 \mathrm{~V} \quad \Omega+3 \mathrm{~V}$, Figure 3B | - | 28 | - | - | 28 | - | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
| $V_{I N}$ Strobe Level ("1") for Proper Translation | $\theta \geq 14 \mathrm{~V}, \bar{\theta} \geq-14 \mathrm{~V}$ | 3.0 | 3.0 | 3.0 | - | 2.4 | - | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{V}_{\text {IN }}$ Strobe Level ("0") for Proper Translation | $\theta \geq-14 \mathrm{~V}, \bar{\theta} \geq 14 \mathrm{~V}$ | 0.4 | 0.4 | 0.4 | - | 0.8 | - | $\mathrm{V}_{\mathrm{DC}}$ |
| IIN Input Strobe Current Draw (for 0V-5V Range) | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or +5 V | $\pm 1$ | $\pm 1$ | 10 | $\pm 1$ | $\pm 1$ | 10 | $\mu \mathrm{A}$ |
| ton Time | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \boldsymbol{\mathrm { L }} \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ Switching Turn-on Time, Figure 3B | - | 500 | - | - | 500 | - | ns |
| toff Time | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V} \boldsymbol{\Omega} \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ Switching Turn-off Time, Figure 3B | - | 500 | - | - | 500 | - | ns |
| I+ (V+) Power Supply Quiescent Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or +5 V | 100 | 100 | 100 | 100 | 100 | 100 | $\mu \mathrm{A}$ |
| I- (V-) Power Supply Quiescent Current | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or +5 V | 100 | 100 | 100 | 100 | 100 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{L}}\left(\mathrm{V}_{\mathrm{L}}\right)$ Power Supply Quiescent Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ or +5 V | 100 | 100 | 100 | 100 | 100 | 100 | $\mu \mathrm{A}$ |

## Schematic Diagram



FIGURE 1. SCHEMATIC DIAGRAM (ONE CHANNEL)

## Applications

## Input Drive Capability

The strobe input lines are designed to be driven from TTL logic levels; this means 0.8 V to 2.4 V levels max. and min. respectively. For those users who require 0.8 V to 2.0 V operation, a pull-up resistor is recommended from the TTL output to +5 V line. This resister is not critical and can be in the $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$ range.
When using 4000 series CMOS logic, the input strobe is connected direct to the 4000 series gate output and no pull up resistors, or any other interface is necessary.
When the input strobe voltage level goes below GND (i.e. to -15 V ) the circuit is unaffected as long as $\mathrm{V}+$ to $\mathrm{V}_{\text {IN }}$ does not exceed absolute maximum rating.

## Output Drive Capability

The translator output is designed to drive the IH401A Varafets; these are N -channel JFETS with built-in driver diodes. Driver diodes are necessary to isolate the signal source from the driver/translator output; this prevents a forward bias condition between the signal input and the $+\mathrm{V}_{\mathrm{CC}}$ supply. The IH6201 will drive any JFET provided some sort of isolation is added.

You will notice in Figure 2 that a "referral" resistor has been added from 2 N 4391 gate to its source. This resistor is needed to compensate for the inadequate charge area curve for isolation diode i.e. if $C$ vs. $V$ plot for diode $\leq 2[C$ vs. $V$ plot
for output JFET] switch won't function; then adding this resistor overcomes this condition. The "referral" resistor is normally in the $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ range and is not tool critical.


FIGURE 2.

## Making a Complete Solid State Switch that Can Handle 20V ${ }_{\text {P-P }}$ Signals

The limitation on signal handling capability comes from the output gating device. When a JFET is used, the pinch-off of the JFET acting with the V- supply does the limiting. In fact max. signal handling capability $=2\left(\mathrm{~V}_{\mathrm{P}}+(\mathrm{V}-)\right) \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ where $\mathrm{V}_{\mathrm{P}}$ $=$ pinch-off voltage of JFET chosen. i.e. $\mathrm{V}_{\mathrm{P}}=7 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ : max. signal handling $=2(7 \mathrm{~V}+(-15 \mathrm{~V})) \mathrm{V}_{\mathrm{P}-\mathrm{P}}=2(7 \mathrm{~V}-15) \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ $=2\left(-8 V_{P-P}\right)=16 V_{P-P}$. Obviously to get $\geq 20 V_{P-P}, V_{P} \geq 5 \mathrm{~V}$ with $\mathrm{V}-=-15 \mathrm{~V}$. Another simple way to get $20 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ with $\mathrm{V}_{\mathrm{P}}=$ 7 V , is to increase V - to -17 V . In fact using $\mathrm{V}+=+12 \mathrm{~V}$ or +15 V and setting $\mathrm{V}-=-18 \mathrm{~V}$ allows one to switch $20 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ with the IH 401 A . The advantage of using the $\mathrm{V}_{\mathrm{P}}=7 \mathrm{~V}$ pinch-off (along with unsymmetrical supplies), over the $\mathrm{V}_{\mathrm{P}}=5 \mathrm{~V}$ pinch-off (and
$\pm 15 \mathrm{~V}$ supplies), is that you will have a much lower $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ for the $\mathrm{V}_{\mathrm{P}}=7$ JFET (i.e. for the 2N4391).

$$
\begin{array}{ll}
r_{\mathrm{DS}(\mathrm{ON})} \approx 22 \Omega, & \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \approx 35 \Omega \\
\mathrm{~V}_{\mathrm{P}}=7 \mathrm{~V} & \mathrm{~V}_{\mathrm{P}}=5 \mathrm{~V}
\end{array}
$$

The IH6201 is a dual translator, each containing 4 CMOS FET pairs. The schematic of one-half of an IH6201, driving one-quarter of an IH 401 A , is shown in Figure 3A.



FIGURE 3B.

NOTE: Each translator output has a $\theta$ and $\bar{\theta}$ output, $\theta$ is just the inverse of $\bar{\theta}$.
A very useful feature of this system is that one-half of an IH6201 and one-half of an IH401A can combine to make a SPDT switch, or an IH6201 plus an IH401A can make a dual SPDT analog switch (See Figure 6).

## Switches



FIGURE 4. DUAL SPST ANALOG SWITCH


FIGURE 6. DUAL SPDT


FIGURE 5. DPDT ANALOG SWITCH


FIGURE 7. DUAL DPST

