


VOLTAGE-MODE PWM CONTROLLER

The KA3524 regulating pulse width modulator contains all of the control circuit necessary to implement switching regulators of either polarity, transformer coupled DC to DC converters, transformerless polarity converters and voltage doublers, as well as other power control applications. This device includes a 5V voltage regulator capable of supplying up to 50mA to external circuit, a control amplifier, an oscillator, a pulse width modulator, a phase splitting flip-flop, dual alternating output switch transistors, and current limiting and shut-down circuit. Both the regulator output transistor and each output switch are internally current limiting and, to limit junction temperature, an internal thermal shutdown circuit is employed.



FEATURES

- Complete PWM power control circuit
- Operation beyond 100KHz
- 2% frequency stability with temperature
- Total quiescent current less than 10mA
- Single ended or push-pull outputs
- Current limit amplifier provides external component protection
- On-chip protection against excessive junction temperature and output current
- 5V, 50mA linear regulator output available to user

ORDERING INFORMATION

Device	Package	Operating Temperature
KA3524	16DIP	0 ~ 70°C

BLOCK DIAGRAM





Fig. 1

# 16-DIP-300A

Dimensions in Millimeters/inches



SAMSUNG ELECTRONICS CO.,LTD.

**ABSOLUTE MAXIMUM RATINGS**

Characteristic	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	40	V
Reference Output Current	$I_{REF}$	50	mA
Output Current (Each Output)	$I_O$	100	mA
Oscillator Charging Current (pin 6 or 7)	$I_{CHG(OSC)}$	5	mA
Lead Temperature (Soldering, 10 sec)	$T_{LEAD}$	300	°C
Power Dissipation ( $T_A = 25^\circ\text{C}$ )	$P_D$	1000	mW
Operating Temperature	$T_{POR}$	0 ~ +70	°C
Storage Temperature	$T_{STG}$	-65 ~ +150	°C

**ELECTRICAL CHARACTERISTICS**(V<sub>IN</sub>=20V, f=20KHz, T<sub>A</sub> = 0 to +70°C, unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>REFERENCE SECTION</b>						
Reference Output Voltage	$V_{REF}$		4.6	5.0	5.4	V
Line Regulation	$\Delta V_{REF}$	$V_{CC} = 8V \text{ to } 40V$		10	30	mV
Load Regulation	$\Delta V_{REF}$	$I_{REF} = 0 \text{ mA to } 20 \text{ mA}$		20	50	mV
Ripple Rejection	RR	$f = 120\text{Hz}, T_A = 25^\circ\text{C}$		66		dB
Short-Circuit Output Current	$I_{SC}$	$V_{REF} = 0, T_A = 25^\circ\text{C}$		100		mA
Temperature Stability	$ST_T$			0.3	1	%
Long Term Stability	ST	$T_A = 25^\circ\text{C}$		20		mV/Khr
<b>OSCILLATOR SECTION</b>						
Maximum Frequency	$f_{(MAX)}$	$C_T = 0.001\mu\text{F}, R_T = 2K\Omega$		350		KHz
Initial Accuracy	ACCUR	$R_T$ and $C_T$ constant		5		%
Frequency Change with Voltage	$\Delta f/\Delta V_{CC}$	$V_{CC} = 8V \text{ to } 40V, T_A = 25^\circ\text{C}$			1	%
Frequency Change with Temperature	$\Delta f/\Delta T$	Over operating temperature range			2	%
Clock Amplitude (Pin 3)	$V_{(CLK)}$	$T_A = 25^\circ\text{C}$		3.5		V
Clock Width (Pin 3)	$t_{W(CLK)}$	$C_T = 0.01\mu\text{F}, T_A = 25^\circ\text{C}$		0.5		$\mu\text{s}$
<b>ERROR AMPLIFIER SECTION</b>						
Input Offset Voltage	$V_{IO}$	$V_{CM} = 2.5V$		2	10	mV
Input Bias Current	$I_{BIAS}$	$V_{CM} = 2.5V$		2	10	$\mu\text{A}$
Open Loop Voltage Gain	$G_{VO}$		60	80		dB
Common-Mode Input Voltage	$V_{CM}$	$T_A = 25^\circ\text{C}$	1.8		3.4	V
Common-Mode Rejection Ratio	CMRR	$T_A = 25^\circ\text{C}$		70		dB
Small Signal Bandwidth	$BW_{SS}$	$G_V = 0\text{dB}, T_A = 25^\circ\text{C}$		3		MHz
Output Voltage Swing	$V_{O(ERR)}$	$T_A = 25^\circ\text{C}$	0.5		3.8	V

**ELECTRICAL CHARACTERISTICS**(V<sub>IN</sub>=20V, f=20KHz, T<sub>A</sub>=0°C to +70°C, unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
<b>COMPARATOR SECTION</b>						
Maximum Duty Cycle	D <sub>(MAX)</sub>	% Each output on	45			%
Input Threshold (Pin 9)	V <sub>TH1</sub>	Zero duty cycle		1		V
Input Threshold (Pin 9)	V <sub>TH2</sub>	Maximum duty cycle		3.5		V
Input Bias Current	I <sub>BIAS</sub>			1		μ A
<b>CURRENT LIMITING SECTION</b>						
Sense Voltage	V <sub>SENSE</sub>	V <sub>2</sub> - V <sub>1</sub> ≥ 50mV V <sub>9</sub> = 2V, T <sub>A</sub> = 25°C	180	200	220	mV
Temperature Coefficient of Vsense	Δ V <sub>SENSE</sub> /Δ T			0.2		mV/°C
Common-Mode Voltage	V <sub>CM</sub>		0.7		1	V
<b>OUTPUT SECTION (EACHOUTPUT)</b>						
Collector-Emitter Voltage	V <sub>CEO</sub>		40			V
Collector Leakage Current	I <sub>LKG</sub>	V <sub>CE</sub> = 40V		0.1	50	μ A
Saturation Voltage	V <sub>CE(SAT)</sub>	I <sub>C</sub> = 50mA		1	2	V
Emitter Output Voltage	V <sub>E</sub>	V <sub>C</sub> = 20V	17	18		V
Rise Time (10% to 90%)	t <sub>R</sub>	R <sub>C</sub> = 2KΩ, T <sub>A</sub> = 25°C		0.2		μ s
Fall Time (90% to 10%)	t <sub>F</sub>	R <sub>C</sub> = 2KΩ, T <sub>A</sub> = 25°C		0.1		μ s
Supply Current	I <sub>CC</sub>	V <sub>CC</sub> = 40V, PINS 1,4,7,8,11 and 14 are grounded, V <sub>2</sub> =2V All other inputs and outputs open		5	10	mA

**APPLICATION INFORMATION****Voltage Reference**

An internal series regulator provides a nominal 5 volt output which is used both to generate a reference voltage and is the regulated source for all the internal timing and controlling circuitry. This regulator may be bypassed for operation from a fixed 5 volt supply by connecting pins 15 and 16 together to the input voltage. In this configuration, the maximum input voltage is 6.0 volts.

This reference regulator may be used as a 5 volt source for other circuitry. It will provide up to 50mA of current itself and can easily be expanded to higher current with an external PNP as shown in Figure 2.


**EXPANDED REFERENCE CURRENT CAPABILITY**

Fig. 2

### Oscillator

The oscillator in the KA3524 uses an external resistor ( $R_T$ ) to establish a constant charging current into an external capacitor ( $C_T$ ). While this uses more current than a series connected PC, it provides a linear ramp voltage on the capacitor which is also used as a reference for the comparator. The charging current is equal to  $3.6V \div R_T$  and should be kept within the range of approximately 30 $\mu$ A to 2mA, i.e.,  $1.8K < R_T < 100K$ . The range of values for  $C_T$  also has limits as the discharge time of  $C_T$  determines the pulse width of the oscillator output pulse. This pulse is used (among other things) as a blanking pulse to both outputs to insure that there is no possibility of having both outputs on simultaneously during transitions. This output dead time relationship is shown in Figures. A pulse width below approximately 0.5 microseconds may allow false triggering of one output by removing the blanking pulse prior to the flip-flops reaching a stable state. If small values of  $C_T$  must be used, the pulsewidth may still be expanded by adding a shunt capacitance ( $\approx 100pF$ ) to ground at the oscillator output. (Note: Although the oscillator output is a convenient oscilloscope sync input, the cable and input capacitance may increase the blanking pulse width slightly.) Obviously, the upper limit of the pulse width is determined by the maximum duty cycle acceptable. Practical values of  $C_T$  fall between 0.01 and 0.1 microfarad.

The oscillator period is approximately  $t = R_T C_T$  where  $t$  is in microseconds when  $R_T$  ohms and  $C_T$  = microfarads. The selection of  $R_T$  and  $C_T$  can be made for a wide range of operating frequencies by using Fig. 7. Note that for series regulator applications, the two outputs can be connected in parallel for an effective 0-90% duty cycle and the frequency of the oscillator is the frequency of the output. For push-pull applications, the outputs are separated and the flip-flop divides the frequency such that each output duty cycle is 0-45% and the overall frequency is one-half that of the oscillator.

### External Synchronization

If it is desired to synchronize the KA3524 to an external clock, a pulse of  $\approx +3$  volts may be applied to the oscillator output terminal with  $R_T C_T$  set slightly greater than the clock period. The same considerations of pulse width apply. The impedance to ground at this point is approximately 2K ohms.

If two or more KA3524s must be synchronized together, one must be designated as the master with its  $R_T C_T$  set for the correct period. The slaves should each have an  $R_T C_T$  set for an approximately 10% longer period than the master with the added requirement that  $C_T$  (slave) = one-half  $C_T$  (master). Then connecting Pin 3 on all units together will insure that the master output pulse-which occurs first and has a wider pulse width - will reset the slave units.

### Error Amplifier

This circuit is a simple differential-input, transconductance amplifier. The output is the compensation terminal pin 9, which is a high impedance node ( $R_L \approx 5M\Omega$ ). The gain is

$$G_V = gmR_L = \frac{8I_C R_L}{2K_T} = 0.002 R_L$$

and can easily be reduced from a nominal of 10,000 by an external shunt resistance from pin 9 to ground, as shown in Figure 8,

In addition to DC gain control, the compensation terminal is also the place for AC phase compensation. The frequency response curves of Figure 5 show the uncompensated amplifier with a single pole at approximately 200Hz and a unity gain crossover at 5MHz.

Typically, most output filter designs will introduce one or more addition poles at a significantly higher power frequency. Therefore, the best stabilizing network is a series R-C combination between pin 9 and ground which introduces a zero to cancel one of the output filter poles. A good starting point is 50K $\Omega$  plus .001 microfarad.

One final point on the compensation terminal is that this is also a convenient place to insert any programming signal which is to override the error amplifier. Internal shutdown and current limit circuits are connected here, but any other circuit which can sink 200 $\mu$ A can pull this point to ground, thus shutting off both outputs.

While feedback is normally applied around the entire regulator, the error amplifier can be used with conventional operational amplifier feedback and is stable in either the inverting or non-inverting mode. Regardless of the connections, however, input common-mode limits must be observed or output sign inversions may result. For conventional regulator applications, the 5 volt reference voltage must be divided down as shown in Figure 3. The error amplifier may also be used in fixed duty cycle applications by using the unity gain configuration shown in the open loop test circuit.

**Current Limiting**

The current limiting circuitry of the KA3524 is shown in Figure 4.

By matching the base-emitter voltages of Q1 and Q2, and assuming negligible voltage drop across R<sub>1</sub>:


$$\begin{aligned} \text{Threshold} &= V_{BE}(Q1) + I_1 R_2 - V_{BE}(Q2) \\ &= I_1 R_2 = 200\text{mV} \end{aligned}$$

Although this circuit provides a relatively small threshold with a negligible temperature coefficient, there are some limitations to its use, the most important of which is the ± 1 volt common mode range which requires sensing in the ground line. Another factor to consider is that the frequency compensation provided by R<sub>1</sub>C<sub>1</sub> and Q1 provides a roll-off pole at approximately 300Hz.


Since the gain of this circuit is relatively low, there is a transition region as the current limit amplifier takes over pulse width control from the error amplifier. For testing purposes, the threshold is defined as the input voltage to get 25% duty cycle with the error amplifier signaling maximum duty cycle.

In addition to constant current limiting, pins 4 and 5 may also be used in transformer-coupled circuits to sense primary current and shorten an output pulse, should transformer saturation occur. Another application is to ground pin 5 and use pin 4 as an additional shutdown terminal: i.e., the output will be off with pin 4 open and on when it is grounded. Finally, foldback current limiting can be provided with the network of Figure 5. This circuit can reduce the shortcircuit current (I<sub>SC</sub>) to approximately one third the maximum available output current (I<sub>MAX</sub>).


**Fig. 3 ERROR AMPLIFIER BIASING CIRCUITS**



**Fig. 4 CURRENT LIMITING CIRCUIT OF THE KA3524**



**Fig. 5 FOLDBACK CURRENT LIMITING**



$$\begin{aligned} I_{(MAX)} &= \frac{1}{R_S} \left( V_{TH} + \frac{V_0 R_2}{R_1 + R_2} \right) \\ I_{SC} &= \frac{V_{TH}}{R_S} \quad \text{where} \\ V_{TH} &= 200\text{mV} \end{aligned}$$

Foldback current limiting can be used to reduce power dissipation under shorted output conditions

TYPICAL PERFORMANCE CHARACTERISTICS

Fig. 6 OUTPUT STAGE DEAD TIME AS A FUNCTION OF THE TIMING CAPACITOR VALUE




Fig. 7 OSCILLATOR PERIOD AS A FUNCTION OF R<sub>T</sub> AND C<sub>T</sub>





Fig. 8 AMPLIFIES OPEN-LOOP GAIN AS A FUNCTION OF FREQUENCY AND LOADING ON PIN 9



TYPICAL APPLICATIONS

Fig. 9 CAPACITOR-DIODE OUTPUT CIRCUIT




Fig. 10 FLYBACK CONVERTER CIRCUIT






Fig. 11 SINGLE-ENDED LC CIRCUIT




Fig. 12 PUSH-PULL TRANSFORMER-COUPLED CIRCUIT

