

KA3S0880RB/KA3S0880RFB


Fairchild Power Switch(SPS)

Features


- Wide operating frequency range up to 150KHz
- Pulse by pulse over current limiting
- Over current protection
- Over voltage protection (Min. 23V)
- · Internal thermal shutdown function
- Under voltage lockout
- Internal high voltage sense FET
- · External sync terminal
- · Auto Restart Mode

Description

The SPS product family is specially designed for an off-line SMPS with minimal external components. The SPS consist of high voltage power SenseFET and current mode PWM Controller IC. PWM controller features integrated fixed oscillator, under voltage lock out, leading edge blanking, optimized gate turn-on/turn-off driver, thermal shut down protection, over voltage protection, temperature compensated precision current sources for loop compensation and fault protection circuit. Compared to discrete MOSFET and controller or RCC switching converter solution, a SPS can reduce total component count, design size, weight and at the same time increase & efficiency, productivity, and system reliability. It has a basic platform well suited for cost effective design in C-TV power supply.



Internal Block Diagram



Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit |
|--|---------------------|-------------------------|------|
| Maximum Drain voltage (1) | V _D ,MAX | 800 | V |
| Drain-Gate voltage (R _{GS} =1MΩ) | VDGR | 800 | V |
| Gate-source (GND) voltage | Vgs | ±30 | V |
| Drain current pulsed (2) | IDM | 32.0 | ADC |
| Single pulsed avalanche energy (3) | Eas | 810 | mJ |
| Avalanche current (4) | IAS | 25 | Α |
| Continuous drain current (Tc=25°C) | ID | 8.0 | ADC |
| Continuous drain current (T _C =100°C) | ΙD | 5.6 | ADC |
| Maximum supply voltage | VCC,MAX | 30 | V |
| Input voltage range | VFB | -0.3 to V _{SD} | V |
| Total power dissipation | PD | 190 | W |
| | Derating | 1.54 | W/°C |
| Operating ambient temperature | TA | −25 to +85 | °C |
| Storage temperature | TSTG | -55 to +150 | °C |

Notes:

- 1. Tj=25°C to 150°C
- 2. Repetitive rating: Pulse width limited by maximum junction temperature
- 3. L=24mH, starting Tj=25°C
- 4. L=13 μ H, starting Tj=25°C

Electrical Characteristics (SFET part)

(Ta=25°C unless otherwise specified)

| Parameter | Symbol | Condition | Min. | Тур. | Max. | Unit |
|--|---------|---|------|------|------|------|
| Drain-source breakdown voltage | BVDSS | VGS=0V, ID=50μA | 800 | - | - | V |
| Zero gate voltage drain current | IDSS | V _{DS} =Max., Rating, V _{GS} =0V | - | - | 50 | μА |
| | | V _{DS} =0.8Max., Rating, V _{GS} =0V, T _C =125°C | 1 | - | 200 | μΑ |
| Static drain-source on resistance (note) | RDS(ON) | VGS=10V, ID=5.0A | - | 1.2 | 1.5 | Ω |
| Forward transconductance (note) | gfs | V _{DS} =15V, I _D =5.0A | 1.5 | 2.5 | - | S |
| Input capacitance | Ciss | VGS=0V, VDS=25V, f=1MHz | - | 2460 | - | pF |
| Output capacitance | Coss | | - | 210 | - | |
| Reverse transfer capacitance | Crss | | - | 64 | - | |
| Turn on delay time | td(on) | VDD=0.5BVDSS, ID=8.0A (MOSFET switching time are essentially independent of operating temperature) | - | - | 90 | |
| Rise time | tr | | - | 95 | 200 | nS |
| Turn off delay time | td(off) | | - | 150 | 450 | 113 |
| Fall time | tf | | - | 60 | 150 | ı |
| Total gate charge (gate-source+gate-drain) | Qg | VGS=10V, ID=8.0A, VDS=0.5BVDSS (MOSFET switching time are essentially independent of operating temperature) | - | - | 150 | |
| Gate-source charge | Qgs | | - | 20 | - | nC |
| Gate-drain (Miller) charge | Qgd | | - | 70 | - | |

Note:

Pulse test: Pulse width $\leq 300 \mu S,$ duty cycle $\leq 2\%$

$$S \,=\, \frac{1}{R}$$

Electrical Characteristics (Control part)

(Ta=25°C unless otherwise specified)

| Parameter | Symbol | Condition | Min. | Тур. | Max. | Unit | |
|--|--------------------|-----------------------|------|------|------|-------|--|
| UVLO SECTION | | | | • | | | |
| Start threshold voltage | VSTART | - | 14 | 15 | 16 | V | |
| Stop threshold voltage | VSTOP | After turn on | 9 | 10 | 11 | V | |
| OSCILLATOR SECTION | OSCILLATOR SECTION | | | | | | |
| Initial accuracy | Fosc | Ta=25°C | 18 | 20 | 22 | kHz | |
| Frequency change with temperature (2) | ΔF/ΔΤ | –25°C≤Ta≤+85°C | - | ±5 | ±10 | % | |
| Maximum duty cycle | Dmax | - | 92 | 95 | 98 | % | |
| FEEDBACK SECTION | | | • | • | • | • | |
| Feedback source current | IFB | Ta=25°C, Vfb=GND | 0.7 | 0.9 | 1.1 | mA | |
| Shutdown Feedback voltage | VsD | - | 6.9 | 7.5 | 8.1 | V | |
| Shutdown delay current | Idelay | Ta=25°C, 5V≤Vfb≤VsD | 1.4 | 1.8 | 2.2 | μΑ | |
| SYNC. & SOFT START SECTION | | | | | | | |
| Soft start voltage | Vss | VFB=2V | 4.7 | 5.0 | 5.3 | V | |
| Soft start current | Iss | Sync & S/S=GND | 0.8 | 1.0 | 1.2 | mA | |
| Sync threshold voltage (3) | Vsyth | Vfb=5V | 6.0 | 6.4 | 6.8 | V | |
| REFERENCE SECTION | | | | | | | |
| Output voltage (1) | Vref | Ta=25°C | 4.80 | 5.00 | 5.20 | V | |
| Temperature Stability (1)(2) | Vref/∆T | –25°C≤Ta≤+85°C | - | 0.3 | 0.6 | mV/°C | |
| CURRENT LIMIT (SELF-PROTECTION) SECTION | | | | | | | |
| Peak Current Limit | Iover | Max. inductor current | 4.40 | 5.00 | 5.60 | Α | |
| PROTECTION SECTION | | | | | • | | |
| Thermal shutdown temperature (Tj) (1) | T _{SD} | - | 140 | 160 | - | °C | |
| Over voltage protection voltage | Vovp | - | 23 | 25 | 28 | V | |
| TOTAL DEVICE SECTION | | | | | | | |
| Start Up current | ISTART | VCC=14V | 0.1 | 0.3 | 0.55 | mA | |
| Operating supply current (control part only) | IOP | Ta=25°C | 6 | 12 | 18 | mA | |
| VCC zener voltage | Vz | ICC=20mA | 30 | 32.5 | 35 | V | |

Notes:

- 1. These parameters, although guaranteed, are not 100% tested in production
- 2. These parameters, although guaranteed, are tested in EDS (wafer test) process
- 3. The amplitude of the sync. pulse is recommended to be between 2V and 3V for stable sync. function.

Typical Performance Characteristics

(These characteristic graphs are normalized at Ta=25°C)




Figure 1. Operating Frequency




Figure 2. Feedback Source Current




Figure 3. Operating Supply Current




Figure 4. Peak Current Limit




Figure 5. Start up Current




Figure 6. Start Threshold Voltage

Typical Performance Characteristics (Continued)

(These characteristic graphs are normalized at Ta=25°C)




Figure 7. Stop Threshold Voltage




Figure 8. Maximum Duty Cycle




Figure 9. VCC Zener Voltage




Figure 10. Shutdown Feedback Voltage




Figure 11. Shutdown Delay Current




Figure 12. Over Voltage Protection

Typical Performance Characteristics (Continued)

(These characteristic grahps are normalized at Ta=25°C)




Figure 13. Soft Start Voltage





Figure 14. Static Drain-Source on Resistance


Package Dimensions

TO-3P-5L




Package Dimensions (Continued)

TO-3P-5L (Forming)




Package Dimensions

TO-3PF-5L



Package Dimensions (Continued)

TO-3PF-5L (Forming)



Ordering Information

| Product Number | Package | Topr (°C) |
|------------------|--------------------|----------------|
| KA3S0880RB-TU | TO-3P-5L | -25°C to +85°C |
| KA3S0880RB-YDTU | TO-3P-5L(Forming) | -23 C to +63 C |
| KA3S0880RFB-TU | TO-3PF-5L | −25°C to +85°C |
| KA3S0880RFB-YDTU | TO-3PF-5L(Forming) | -25 C to +65 C |

TU: Non Forming Type YDTU: Forming Type

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com