


KS8809**PLL Frequency Synthesizer for Pager****INTRODUCTION**

KS8809 is a superior low-power-programmable PLL frequency synthesizer which can be used in high performance / Simple application for a Wide Area Pager system.

KS8809 consists of 2 kinds of divider block including a 19-bit Shift register, 16/18-bit Latch, 13/15 and 16/18-bit Counter, Prescaler, and a phase detector block including a Phase detector, Lock detector and a Charge pump.

KS8809 also has a battery saving mode which can control each register block by serial control data from the μ -controller (MICOM) and a Boost-up signal output for fast Locking .



(Magnifications = 1 : 4)

ORDERING INFORMATION


Device	Package	Operating Temperature
++ KS8809D	16 - TSSOP	- 25 °C ~ + 75 °C

++ : Under development


FEATURES

- Maximum operating frequency : 330 MHz @ 300mVp-p, $V_{DD1}=1.0\text{ V}$, $V_{DD2}=3.0\text{ V}$
- On-chip reference oscillator supports external crystal which oscillates up to 23 MHz.
- Superior supply current :
 - $f_{IN}=310\text{ MHz}$, $I_{DD1} = 0.8\text{ mA}$ (Typ.) @ $V_{DD1}=1.0\text{ V}$, $V_{DD2}=3.0\text{ V}$
- Operating voltage : $V_{DD1} = 0.95\text{V} \sim 1.5\text{V}$ and $V_{DD2} = 2.0\text{V} \sim 3.3\text{ V}$.
- Excellent Divider range
 - Ref. Divider : FRC (0) : 1/40 ~ 1/ 65528 (Multiple 8) : *Default*
 - FRC (1) : 1/ 5 ~ 1/32767
 - Rx Divider : PBC (0) : 1/1056 ~ 1/ 65535 : *Default*
 - PBC (1) : 1/1056 ~ 1/262143
- Boost-up signal output for Fast Locking
- In the Standby mode, V_{DD1} block can be controlled by BS Pin status
 - Standby current consumption : 10 μ A (Max.)
- Programmable control the output of LD to reduce internal noise
- Programmable 17/19-bit Shift Register value to reduce current consumption
- Phase Detector Output circuit for Passive filter
- Package type : 16 - TSSOP (0.65 mm)

BLOCK DIAGRAM



PIN CONFIGURATION



PIN DESCRIPTION

Pin No.	Symbol	Description
1	OSCI	These input / output pins generate the reference frequency. In case of OSCI Pin, external reference frequency can be input through the AC coupling.
2	OSCO	
3	VDD2	The highest potential supply terminal that can be supplied up to 2.0 V ~ 3.3 V.
4	FL	Booster signal output for fast Locking
5	PDO	The Output of RX Phase detector terminal for passive loop filter . There are 3 - kinds of output signal states according to Rx Loop Error.
6	Vss	Ground terminal

PIN DESCRIPTION (Continued)

Pin No.	Symbol	Description
7	Fin	Input terminal for 16 or 18-bit N - Divider from VCO. VCO Frequency can be input through AC coupling
8	VDD1	Voltage supply terminal for Oscillator and Fin block. This pin can be supplied up to 0.95 ~ 1.5 V from Vss.
9	PBC	This is an input for Programmable Bit Control which has Schmitt Trigger architecture , Pull-up. High = 16 Bits N - Divider (Default : ND0 ~ ND15) Low = 18 Bits N - Divider (ND0 ~ ND17) cf) R-divider Bits will be changed by the FRC bit of Program
10	LD	The output of Phase Detector can be controlled by R - counter register When the LDC bit of R - counter set to Low, the output will be disabled to reduce a noise problem, but if it is set to High, the output will be enabled to show an lock / unlock status that is the error width between the Ref. signal and the VCO output signal.
11	CLK	These pins are controlled by the μ -controller which has Schmitt Trigger architecture , Pull-down
12	DATA	The features of these pins are as follows ; Clock input for 17 or 19-bit Shift Register,
13	EN	Serial data input (it include TEST1, FRC and LDC), and Latch enable input .
14	BSB	In the BS mode (set to Low) , the VDD1 block will be powered off, but the internal latch data is still valid because the VDD2 is supplied continuously. This input has Schmitt Trigger architecture.
15	FLC	This is the input pin for Fast Locking Control (FLC) which has Schmitt Trigger architecture , Pull-down. Low = The Current of PDO Charge pump output is Normal (Default : x1) High = The Current of PDO Charge pump output is Double (x 2)
16	TEST	This is the input pin for TEST which has Schmitt Trigger architecture , Pull-down. Low = All block will be operated as normal state (Default) High = LD and FL state will be TEST mode

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply voltage	V _{DD1} ~V _{DD2}	- 0.3 ~ 4.0	V
Input voltage	V _I	V _{SS} - 0.3 ~ V _{DD} + 0.3	V
Power dissipation	P _D	350	mW
Operating temperature	T _{OPR}	- 25 ~ 75	°C
Storage temperature	T _{STG}	- 40 ~ 125	°C

ELECTRICAL CHARACTERISTICS

(Ta = 25 °C , V_{DD1}= 1.0 V , V_{DD2}=3.0 V , unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Typ	Max	Unit
Operating voltage	V _{DD1}	-	0.95	1.0	1.5	V
	V _{DD2}	-	2.0	3.0	3.3	
Operating current	I _{DD}	F _{OSCI} = 12.8 MHz F _{FIN} = 310 MHz @ 0.3Vp-p V _{DD1} = 1.0 V, V _{DD2} = 3.0 V, BSB = High	-	0.8	-	mA
Standby current	I _{SB1}	V _{DD1} = 0.0 V, V _{DD2} = 3.0 V, BSB = Low	-	0.01	10	μA
Input voltage (DATA,CLK,EN,BS)	V _{IL}	-	-	-	0.3	V
	V _{IH}	-	V _{DD2} -0.3	-	-	
Input voltage (TEST , PBC)	V _{IL}	-	-	-	0.2	V
	V _{IH}	-	V _{DD2} -0.2	-	-	
Input Current (Fin,Xin)	I _{IH}	V _{IH} = V _{DD1} , BSB = High	-	-	20	μA
	I _{IL}	V _{IL} = 0 V, BSB = High	-	-	20	
Input frequency	F _{FIN}	V _{FIN} = 0.3Vp-p, V _{DD1} = 1.0V	40	-	330	MHz
	F _{OSCI}	V _{OSCI} = 0.3Vp-p, V _{DD1} = 1.0V	7	12.8	23	
Output Current (PDO, FL)	I _{OH1}	V _{OH} = 0.4 V	1.0	-	-	mA
	I _{OL1}	V _{OL} = V _{DD2} - 0.4 V	1.0	-	-	
Output current (LD)	I _{OH2}	V _{OH} = 0.4 V	0.1	-	-	mA
	I _{OL2}	V _{OL} = V _{DD2} - 0.4 V	0.1	-	-	
Setup-Time (DATA-CLK,CLK-EN)	t _s	-	2	-	-	uS
Hold Time	t _H	-	2	-	-	uS

► Program Scheme (μ -controller)

• N - Counter Register (19 bits)

Bit	Bit 18 (ND 17) ~ Bit 1 (ND 0)	Bit 0 (LSB)
Name	ND	PMC
Description	N-Counter Data (ND 17 ~ ND 0)	Program Mode Control
Function	18 Bit Program Data <ul style="list-style-type: none"> • PBC = 1 : 16 bits (ND15 ~ ND0) will be valid • PBC = 0 : 18 bits (ND17 ~ ND0) will be valid 	0 : N-Counter Program 1 : Ref. R-Counter Program

• R - Counter Register (19 bits)

Bit	Bit 18 ~ Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)
Name	RD	LDC	FRC	TEST1	PMC
Description	Ref. R-Counter Data (RD 14 ~ RD 0)	Lock Detector Control	Frequency of Reference Control	TEST Mode Control	Program Mode Control
Function	15 Bit Programmable Ref. R-Counter <ul style="list-style-type: none"> • FRC = 0 : 13 bits (RD12~ RD0) • FRC = 1 : 15 bits (RD14~ RD0) 	0 : Disable LD out 1 : Enable LD out	0 : R_CNT div. = 8 x RD 1 : R_CNT div. = RD(15bit)	Mainly for the product Test	0 : ND Program 1 : RD Program

※ CONTROL MODE ※

LDC	LDC Pin State	Description
0	Low	LDC function is independent of the other Control Bit
1	Normal Operation	

FRC	R - Counter Value	Description
0	8 x R_cnt value ($OSCI / 8 \times R$), Use 13 bits R- Counter	FRC function is independent of the other Control Bit
1	R_cnt value ($OSCI / R$), Use 15 bits R- Counter	

• Rx. N - Counter Register Programming Timing (PMC=0 → 16 / 18-Bit N_Counter)




Figure 1

• Ref. R - Counter Register Programming Timing (PMC= 1 → 13 / 15 Bit R_Counter, LDC , FRC , TEST1)




Figure 2

•Serial DATA Input Timing




Figure 3.




Figure 4-1. Phase Detector / Lock Detector / Fast Lock Block Diagram




Figure 4-2. Phase Detector / Lock Detector / Fast Lock Output Waveforms

► PACKAGE DIMENSIONS

Dimensions in Milimeters

