

# 16K (2K×8) NMOS UV ERASABLE PROM

- 2048 × 8 ORGANIZATION
- 525 MW MAX ACTIVE POWER, 132 MW MAX STANDBY POWER
- LOW POWER DURING PROGRAMMING
- ACCESS TIME M/ET2716-1, 350ns; M/ET2716, 450ns
- SINGLE 5V POWER SUPPLY
- STATIC-NO CLOCKS REQUIRED
- INPUTS AND OUTPUTS TTL COMPATIBLE DURING BOTH READ AND PROGRAM MODES
- THREE-STATE OUTPUT WITH OR-TIE CAPABILITY
- EXTENDED TEMPERATURE RANGE (F6)

# DESCRIPTION

The M/ET2716 is high speed 16K UV erasable and electrically reprogrammable EPROM ideally suited for applications where fast turn around and pattern experimentation are important requirements.


The M/ET2716 is packaged in a 24-pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device by following the programming procedure.


This EPROM is fabricated with the reliable, high volume, time proven, N-channel silicon gate technology X-MOS.

# PIN NAMES


A0—A10	ADDRESS INPUTS
O <sub>0</sub> —O <sub>7</sub> (Q0—Q7)	DATA OUTPUTS
CE/PGM (E/P)	CHIP ENABLE/PROGRAM
OE (G)	OUTPUT ENABLE
V <sub>PP</sub>	READ 5V, PROGRAM 25V
V <sub>CC</sub>	POWER (5V)
V <sub>SS</sub>	GROUND

Note: Symbols in parentheses are proposed JEDEC standard





# **BLOCK DIAGRAM**



# PIN CONNECTION DURING READ OR PROGRAM

	PIN NAME/NUMBER						
MODE	CE/PGM (E/P) 18	OE (G) 20	V <sub>PP</sub>	V <sub>CC</sub>	OUTPUTS 9-11, 13-17		
READ PROGRAM	V <sub>IL</sub> Pulsed V <sub>IL</sub> to V <sub>IH</sub>	V <sub>IL</sub> V <sub>IH</sub>	5 25	5 5	D <sub>OUT</sub>		

<sup>\*</sup> Symbols in parentheses are proposed JEDEC standard.

# **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit
T <sub>amb</sub>	Temperature Under Bias (Extended Temperature Range)	- 10 to +80 (-50 to +95)	°C
T <sub>stg</sub>	Storage Temperature	- 65 to + 125	°C
V <sub>PP</sub>	V <sub>PP</sub> Supply Voltage with Respect to V <sub>SS</sub>	26.5V to -0.3	V
Vin	All Input or Output Voltages with Respect to V <sub>SS</sub>	6V to -0.3	V
PD	Power Dissipation	1.5	W
	Lead Temperature (Soldering 10 seconds)	+ 300	°C

Note 1. "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are, not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

#### **READ OPERATION**

DC CHARACTERISTICS<sup>(1)</sup>  $T_A = 0$ °C to + 70°C<sup>(6)</sup>,  $V_{CC} = 5V \pm 5\%$  for M/ET2716,  $V_{CC} = 5V \pm 10\%$  for M/ET2716-1 VPP = VCC<sup>(3)</sup>, VSS = 0V, (Unless otherwise specified)

	Danamatan	T 40 4141		11-14			
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
ILI	Input Current	V <sub>IN</sub> = 5.25V ORVIN = V <sub>IL</sub>	_	_	10	μА	
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 5.25V, CE/PGM = 5V	_	_	10	μΑ	
I <sub>PP1</sub>	V <sub>PP</sub> Supply Current	Vpp = 5.25V	_	_	5	mA	
ICC1	V <sub>CC</sub> Supply Current (Standby)	CE/PGM = VIH, OE = VIL	_	10	25	mA	
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Active)	CE/PGM = OE = V <sub>IL</sub>	_	57	100	mA	
VIL	Input Low Voltage		- 0.1	_	0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0	_	V <sub>CC</sub> +1	٧	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -400 μA	2.4	_	-	٧	
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA	_	_	0.45	V	

AC CHARACTERISTICS  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$   $C^{(6)}$ ,  $V_{CC} = 5V \pm 5\%$  for M/ET2716,  $V_{CC} = 5V \pm 10\%$  for M/ET2716-1  $V_{PP} = V_{CC}^{(3)}$ ,  $V_{SS} = 0V$ , (Unless otherwise specified).

Symbol				M/ET	M/ET2716-1		M/ET2716	
Standard	Jedec	lec Parameter Test Conditions		Min.	Max.	Min.	Max.	Unit
tACC	TAVQV	Address to Output Delay	CE/PGM = OE = VIL	-	350	_	450	ns
tCE	TELQV	CE to Output Delay	OE = VIL	_	350	_	450	ns
toe	TGLQV	Output Enable to Output Delay	CE/PGM = V <sub>IL</sub>	_	120	_	120	ns
t <sub>DF</sub> (Note 5)	TGHQZ	OE or CE High to Output Hi-Z	CE/PGM = V <sub>IL</sub>	0	100	0	100	ns
tон	TAXQX	Address to Output Hold	CE/PGM = OE = V <sub>IL</sub>	0	_	0	_	ns
t <sub>OD</sub>	TEHQZ	CE to Output Hi-Z	OE = V <sub>IL</sub>	0	100	0	100	ns

# CAPACITANCE (4) TA = 25°C, f = 1 MHz

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
CIN	Input Capacitance	V <sub>IN</sub> = 0V		4	6	pF
Cour	Output Capacitance	V <sub>OUT</sub> = 0V		8	12	pF

Notes 1. VCC must be applied at the same time or before VPP and removed after or at the same time as Vpp

2. Typical conditions are for operation at T<sub>A</sub> = 25°C, VCC = 5V, VPP = VCC, and VSS = OV

3. VPP may be connected to VCC except during program

4. Capacitance is guaranteed by periodic testing T<sub>A</sub> = 25°C, 1 = 1 MHz.

5. top: is specified from OE or CE wich ever occurs first. This parameter as only sampled and not 100% tested

6. T<sub>A</sub> = -40°C To + 85°C for the F6 version (extended To range).


# **AC TEST CONDITIONS**

Output Load: 1 TTL gate and CL = 100 pF Input Rise and Fall Times ≤20 ns 0.45V to 2.4V Input pulse levels:


Timing Measurement Reference Level

Inputs, Outputs 0.8V and 2V


# AC TESTING INPUT/OUTPUT WAVEFORM



# AC TESTING LOAD CIRCUIT



# AC WAVEFORMS



1. Typical values are for T<sub>amb</sub> = 25°C and nominal supply voltage
2. This parameter is only sampled and not 100% tested.
3. OE may be delayed up to tacc - toe after the falling edge CE without impact on tacc
4. top:is specified form OE or CE whichever occurs first.

#### **DEVICE OPERATION**

The M/ET2716 has 3 modes of operation in the normal system environment. These are shown in Table 1.

#### READ MODE

The M/ET2716 read operation requires that  $\overline{OE}$  = VIL,  $\overline{CE}/PCM$  = VIL and that addresses A0 – A10 have been stabilized. Valid data will appear on the output pins after t<sub>ACC</sub>, t<sub>OE</sub> or t<sub>CE</sub> times (see Swithching Time Waveforms) depending on wich is limiting.

#### DESELECT MODE

The M/ET2716 is deselected by making OE = VIH. This mode is independent of CE/PGM and the condition of the adresses. The outputs are Hi-Z when OE = VIH. This allows OR-tying 2 or more M/ET2716's for memory expansion.

# STANDBY MODE (Power Down)

The M/ET2716 may be powered down to the standby mode by making CE/PGM = VIH. This is independent of OE and automatically puts the outputs in their Hi-Z state. The power is reduced to 25% (132 mW max) of the normal operating power. VCC and VPP must be maintened at 5V. Access time at power up remains either tACC or tCE (see Switching Time Waveforms).

#### **PROGRAMMING**

The M/ET2716 is shipped from SGS-THOMSON-completely erased. All bits will be at "1" level (output high) in this initial state and after any full erasure. Table II shows the 3 programming modes.

#### PROGRAM MODE

The M/ET2716 is programmed by introducing "0" s into the desidered locations. This is done 8 bits (a byte) at a time. Any individual address, a sequence of addresses, or addresses chosen at random may be programmed. Any or all of the 8 bits associated with an address location may be programmed with a single program pulse applied to the chip enable pin. All input voltage levels including the program pulse on chip enable are TTL compatible. The programming sequence is:

TABLE II. PROGRAMMING MODES (V<sub>CC</sub> = 5V)

	PIN NAME/NUMBER					
MODE	CE/PGM (E/P)	OE (G)	V <sub>PP</sub>	OUTPUTS		
	18	20	21	9—11, 13-17		
PROGRAM	Pulsed VIL to VIH	VIH	25	D <sub>IN</sub>		
PROGRAM VERIFY	V <sub>IL</sub>	V <sub>IL</sub>	25(5)	D <sub>OUT</sub>		
PROGRAM INHIBIT	V <sub>IL</sub>	V <sub>IH</sub>	25	Hi-Z		

TABLE I. OPERATING MODES (VCC = VPP = 5V)

	PIN NAME/NUMBER				
MODE	CE/PGM (E/P)	OE (G) 20	OUTPUTS		
	18	20	9—11, 13-17		
READ	VIL	VIL	D <sub>OUT</sub>		
DESELECT	Don't Care	V <sub>IH</sub>	Hi-Z		
STANDBY	V <sub>IH</sub>	Don't Care	Hi-Z		

With Vpp = 25V, VCC = 5V,  $\overline{\text{OE}}$  = V<sub>IH</sub> and  $\overline{\text{CE/PGM}}$  = V<sub>IL</sub>, an address is selected and the desired data word is applied to the output pins. (V<sub>IL</sub> = "0" and V<sub>IL</sub> = "1" for both address and data). After the address and data signals are stable the program pin is pulsed from V<sub>IL</sub> to V<sub>IH</sub> with a pulse width between 45 ms and 55 ms. Multiple pulses are not needed but will not cause device damage. No pins should be left open. A high level (V<sub>IH</sub> or higher) must not be maintained longer than tpW(MAX) on the program pin during programming. M/ET2716's may be programmed in parallel with the same data in this mode.

# PROGRAM VERIFY MODE

The programming of the M/ET2716 may be verified either 1 word at a time during the programming (as shown in the timing diagram) or by reading all of the words out at the end of the programming sequence. This can be done with Vpp = 25V (or 5V) in either case. Vpp must be at 5V for all operating modes and can be maintained at 25V for all programming modes.

### PROGRAM INHIBIT MODE

The program inhibit mode allows programming several M/ET2716's simultaneously with different data for each one by controlling wich ones receive the program pulse. All similar inputs of the M/ET2716 may be paralleled. Pulsing the program pin (from V<sub>IL</sub> to V<sub>IH</sub>) will program a unit while inhibiting the program pulse to a unit will keep it from being programmed and keeping  $\overrightarrow{OE} = V_{IH}$  will put its outputs in the Hi-Z state.


#### **ERASING**

The M/ET2716 is erased by exposure to high intensity ultraviolet light through the transparent window. This exposure discharges the floating gate to its initial state through induced photo current. It is recommended that the M/ET2716 be kept out of direct sunlight. The UV content of sunlight may cause a partial erasure of some bits in a relatively short period of time.

An ultraviolet source of 2537 A yelding a total integrated dosage of 15 watt-seconds/cm² power rating is used. The M/ET2716 to be erased should be placed 1 inch away from the lamp and no filters should be used.

An erasure system should be calibrated periodically. The distance from lamp to unit should be maintained at 1 inch. The erasure time is increased by the square of the distance (if the distance is doubled the erasure time goes up by a factor of 4). Lamps lose intensity as they age. When a lamp is changed, the distance is changed, or the lamp is aged, the system should be checked to make certain full erasure is occuring. Incomplete erasure will cause symptoms that can be misleading. Programmers, components, and system designs have been erroneously suspected when incomplete erasure was the basic problem.

#### **TIMING DIAGRAM**



Note: Symbols in parentheses are proposed JEDEC standard

# **PROGRAMMING OPERATION**

DC AND OPERATING CHARACTERISTICS ( $T_A = 25^{\circ}C \pm 5^{\circ}C$ ) ( $V_{CC} = 5V \pm 5\%$ ,  $V_{PP} = 25V \pm 1V$ ) Notes 1 and 2

Symbol	Parameter	Min.	Max.	Units
ILI	Input Leakage Current (Note 3)	_	10	μА
VIL	Input Low Level	-0.1	0.8	V
VIH	Input High Level	2.0	V <sub>CC</sub> +1	V
Icc	V <sub>CC</sub> Power Supply Current	_	100	mA
I <sub>PP1</sub>	V <sub>PP</sub> Supply Current	T -	5	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current During Programming Pulse (Note 5)	_	30	mA

# AC CHARACTERISTICS ( $T_A = 25^{\circ}C \pm 5^{\circ}C$ ) ( $V_{CC} = 5V \pm 5\%$ , $V_{PP} = 25V \pm 1V$ ) Notes 1, 2 and 6

Syn	nbol			_		
Standard	Jedec	Parameter	Min.	Тур.	Max.	Units
t <sub>AS</sub>	TAVPH	Address Setup Time	2	_	_	μS
tos	TGHPH	OE Setup Time	2	_	_	μS
t <sub>DS</sub>	TDVPH	Data Setup Time	2	_	_	μS
t <sub>AH</sub>	TPLAX	Address Hold Time	2			μS
t <sub>OH</sub>	TPLGX	OE Hold Time	2	_	_	μS
t <sub>DH</sub>	TPLDX	Data Hold Time	2		_	μS
t <sub>DF</sub>	TGHQZ	Chip Disable to Output Float Delay (Note 4)	0	_	100	ns
toe	TGLQV	Output Enable to Output Delay (Note 4)	-	_	120	ns
tpw	TPHPL	Program Pulse Width	45	50	55	ms
t <sub>PR</sub>	TPH1PH2	Program Pulse Rise Time	5	_	_	ns
tpF	TPL2PL1	Program Pulse Fall Time	5	_	_	ns

Notes 1. VCC must be applied at the same time of before VPP and removed after or at the same time as VPP. To prevent damage to


the device it must not be insereted into a board with power applied.

2. Care must be taken to prevent overshoot of the VPP supply when switching + 25V


3. 0.45V ≤ VIN < 5.25V 4. CE/PGM = VIL, VPP = VCC 5. VPP = 26 V

6. Transition times ≤20 ns unless otherwise noted


# SWITCHING TIME WAVEFORMS







Standby Power Down Mode (OE = VIL)



Symbols in parentheses are proposed JEDEC standard

# ORDERING INFORMATION

Part Number	Access Time	Supply Voltage	Temp. Range	Package
ET2716Q	450 ns	5V ± 5%	0 to +70°C	DIP-24
ET2716-Q1	350 ns	5V ± 10%	0 to +70°C	DIP-24
M2716F1	450 ns	5V ± 5%	0 to +70°C	DIP-24
M2716-1F1	350 ns	5V ± 10%	0 to +70°C	DIP-24
M2716F6	450 ns	5V ± 5%	- 40 to +85°C	DIP-24
M2716-1F6	350 ns	5V ± 10%	- 40 to +85°C	DIP-24

# PACKAGE MECHANICAL DATA

24-PIN CERAMIC DIP BULL'S EYE

