

## 2 K × 8 CMOS Dual Port RAM with Interrupt Flag

---

### Description

The M671321/671421 are very low power CMOS dual port static RAMs organized as  $2048 \times 8$ . They are designed to be used as a stand-alone 8 bit dual port RAM or as a combination MASTER/SLAVE dual port for 16 bits or more width systems. The MHS MASTER/SLAVE dual port approach in memory system applications results in full speed, error free operation without the need for additional discrete logic.

Master and slave devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads and writes to any location in the memory. An automatic power down feature controlled by  $\overline{CS}$  permits the onchip circuitry of each port in order to enter a very low stand by power mode.

Using an array of eight transistors (8T) memory cell and fabricated with the state of the art  $1.0 \mu\text{m}$  lithography named SCMOS, the M671321/671421 combine an extremely low standby supply current (typ =  $1.0 \mu\text{A}$ ) with a fast access time at 35 ns over the full temperature range. All versions offer battery backup data retention capability with a typical power consumption at less than  $5 \mu\text{W}$ .

For military/space applications that demand superior levels of performance and reliability the M 671321/1421 is processed according to the methods of the latest revision of the MIL STD 883 (class B or S) and/or ESA SCC 9000.

See M67132/M67142 specification for AC/DC parameters.


### Features

- Fast access time  
35 ns to 55 ns
- 671321L/671421L low power  
671321V/671421V very low power
- Expandable data bus to 16 bits or more using master/slave devices when using more than one device.
- On chip arbitration logic
- $\overline{BUSY}$  output flag on master (M 671321)
- $\overline{BUSY}$  input flag on slave (M 671421)
- $\overline{INT}$  flag for port to port communication
- Fully asynchronous operation from either port
- Battery backup operation : 2 V data retention
- TTL compatible
- Single  $5\text{V} \pm 10\%$  Power Supply

For 3.3V versions. Please consult sales.

## Interface


### Block Diagram



- Notes :**
1. M 671321 (MASTER) :  $\overline{\text{BUSY}}$  is open drain output and requires pull up resistor  
M 671421 (SLAVE) :  $\overline{\text{BUSY}}$  is input
  2. Open drain output requires pull up resistor

### Pin Configuration

52 PIN PLCC (top view)



### Pin Names

| LEFT PORT                        | RIGHT PORT                       | NAMES             |
|----------------------------------|----------------------------------|-------------------|
| $\overline{\text{CS}}_L$         | $\overline{\text{CS}}_R$         | Chip select       |
| $\text{R}/\overline{\text{W}}_L$ | $\text{R}/\overline{\text{W}}_R$ | Write Enable      |
| $\overline{\text{OE}}_L$         | $\overline{\text{OE}}_R$         | Output Enable     |
| A <sub>0L</sub> - 9L             | A <sub>0R</sub> - 9R             | Address           |
| I/O <sub>0L</sub> - 7L           | I/O <sub>0R</sub> - 7R           | Data Input/Output |
| $\overline{\text{BUSY}}_L$       | $\overline{\text{BUSY}}_R$       | Busy Flag         |
| $\overline{\text{INT}}_L$        | $\overline{\text{INT}}_R$        | Interrupt Flag    |
| VCC                              |                                  | Power             |
| GND                              |                                  | Ground            |

The information contained herein is subject to change without notice. No responsibility is assumed by MATRA MHS SA for using this publication and/or circuits described herein : nor for any possible infringements of patents or other rights of third parties which may result from its use.