

M54/74HCT651 M54/74HCT652

HCT651 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE, INV.) HCT652 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE)

- LOW POWER DISSIPATION $I_{CC} = 4\mu A \text{ (MAX.)}$ at $T_A = 25^{\circ}\text{C}$
- COMPATIBLE WITH TTL OUTPUTS V_{IH} = 2V (MIN) V_{IL} = 0.8V (MAX)
- OUTPUT DRIVE CAPABILITY 15 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE |I_{OH}| = I_{OL} = 6mA (MIN.)
- BALANCED PROPAGATION DELAYS tplh = tphl
- PIN AND FUNCTION COMPATIBLE WITH 54/74LST651/652

DESCRIPTION

The M54/74HCT651-652 are high speed CMOS OCTAL BUS TRANSCEIVER/REGISTER fabrica-

ted in silicon gate C2MOS technology.


They have the same high speed performance of LSTTL combined with true CMOS low power consumption. These devices consists of bus transceiver circuits, D-type flip-flop, and control circuitry arranged for multiplex transmission of data directly from the data bus or from the internal storage registers. Enable GAB and GBA are provided to control the transceiver functions. Select AB and select BA control pins are provided to select the readtime or stored data function. Data on the A or B DATA bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CLOCK AB or CLOCK BA) regardless of the select or enable control pins.


When select AB and select BA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines

will remain at its last state.


All inputs are equipped with protection circuits against static discharge and transient excess voltage. This integrated circuit has totally compatible, input and output characteristic, with standard 54/74 LSTTL logic families.

M54HCT/74HCT devices are designed to interface directly with HSC²MOS components. These devices are also plug in relacements for LSTTL device giving a reduction in power consumption.





INPUT AND OUTPUT EQUIVALENT CIRCUIT



TRUTH TABLE
M54/74HCT652 (The truth table for M54/74HCT651 is the same as this, but with the outputs inverted)

GAB	GBA	CAB	CBA	SAB	SBA	A	В	FUNCTION
-						INPUTS	INPUTS	Both the A bus and the B bus are inputs.
		Х	Х	Х	Х	Z	Z	The output functions of the A and B bus are disabled.
L	Н	_	<u>_</u>	x	x	INPUTS	INPUTS	Both the A and B bus are used for inputs to the internal flip-flops. Data at the bus will be stored on low to high transition of the clock inputs.
						OUTPUTS	INPUTS	The A bus are outputs and the B bus are inputs.
		X*	Х	Х	L	L H	L H	The data at the B bus are displayed at the A bus.
6	L	X*	_	x	L	L H	H	The data at the B bus are displayed at the A bus. The data of the B bus are stored to the internal flip-flops on low to high transition of the clock pulse.
L		X° X X H Qn		х	The data stored to the internal flip-flops are dispayed at the A bus.			
		X*		x	н	H	H	The data at the B bus are stored to the internal flip- flops on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the A bus.
						INPUTS	OUTPUTS	The A bus are inputs and the B bus are outputs.
		Х	X•	L	Х	L H	L H	The data at the A bus are displayed at the B bus.
			X•	L	х	L H	L H	The data at the B bus are displayed at the A bus. The data of the B bus are stored to the internal flip-flops on low to high transition of the clock pulse.
Н	Н	Х	X•	Н	Х	×	Qn	The data stored to the internal flip-flops are displayed at the B bus.
		_ _ X	Н	x	L	L H	Н	The data at the A bus are stored to the internal flip- flops on low to high transition of the clock pulse. The states of the internal flip-flops output directly to the B bus.
						OUTPUTS	OUTPUTS	Both the A bus and the B bus are outputs.
н	L	х	X	Н	Н	Qn	Qn	The data stored to the internal flip-flops are displayed at the A and B bus respectively.
		<u>_</u>		Н	Н	Qn	Qn	The output at the A bus are displayed at the B bus, the output at the B bus are displayed at the A bus respec


X : DON'T CARE.

Z : HIGH IMPEDANCE.


Qn: THE DATA STORED TO THE INTERNAL FLIP-FLOPS BY MOST RECENT LOW TO HIGH TRANSITION OF THE CLOCK INPUTS.

 : THE DATA AT THE A AND B BUS WILL BE STORED TO THE INTERNAL FLIP-FLOPS ON EVERY LOW TO TRANSITION OF THE CLOCK INPUTS.

LOGIC DIAGRAM (HC651)



TIMING CHART



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	- 0.5 to 7	V
VI	DC Input Voltage	-0.5 to V _{CC} + 0.5	٧
Vo	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
lok	DC Output Diode Current	± 20	mA
lo	DC Output Source Sink Current Per Output Pin	± 35	mA
ICC or IGND	DC V _{CC} or Ground Current	± 70	mA
PD	Power Dissipation	500 (*)	mW
T _{stg}	Storage Temperature	- 65 to 150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	4.5 to 5.5	V
VI	Input Voltage	0 to V _{CC}	V
Vo	Output Voltage	0 to V _{CC}	V
TA	Operating Temperature 74HC Series 54HC Series	- 40 to 85 - 55 to 125	°C
t _r , t _f	Input Rise and Fall Time	0 to 500	ns

DC SPECIFICATIONS

Symbol	Parameter	Vcc	Test Condition		T _A = 25°C 54HC and 74HC			- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
					Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input Voltage	4.5 to 5.5			2.0	_	_	2.0	_	2.0	_	V
V _{IL}	Low Level Input Voltage	4.5 to 5.5			_	_	0.8	_	8.0	_	0.8	V
VoH	High Level Output Voltage		VIN	Іон					_	4.4		
₹OH		4.5	V _{IH} or	- 20 μA	4.4	4.5	_	4.4			_	٧
			V _{IL}	- 6.0 mA	4.18	4.31	_	4.13		4.10		

^{(*) 500} mW: = 65°C derate to 300 mW by 10 mW/°C: 65°C to 85°C

DC SPECIFICATIONS (Continued)

Symbol	Parameter	Vcc	Test Condition		T _A = 25°C 54HC and 74HC				o 85°C HC	- 55 to 125°C 54HC		Unit
					Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
V _{OL}	Low Level Output		VIN	I _{OL}		0.0	0.1					
	Voltage	4.5	V _{IH} or V _{IL}	20 μΑ	-			-	0.1	-	0.1	V
				6.0 mA	_	0.17	0.26	_	0.33	_	0.40	
I _{IN}	Input Leakage Current*	5.5	V ₁ = V	CC or GND	-	_	± 0.1	-	±1	-	±1	μА
loz	3-State Output Off-State Current	5.5	V ₁ = V	CC or GND	_	_	±0.5	_	±5.0	_	± 10.0	μΑ
lcc	Quiescent Supply		V _I =V _{CC} or GND		_	_	4	_	40	_	80	μА
I _C	Current	5.5	Per input: V _{IN} = 2.4V or 0.5V Other input: V _{CC} or GND		~	_	2.0	_	2.9	_	3.0	m/

^{*:} Applicable only to GAB, GBA, CAB, CBA, SAB, SBA input

AC ELECTRICAL CHARACTERISTICS ($C_L = 50pF$, Input $t_f = t_f = 6ns$)

Symbol	Parameter	Vcc	Test Condition		A = 25° C and 7			o 85°C HC	- 55 to 125°C 54HC		Unit
				Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
t _{TLH} t _{THL}	Output Transition Time	4.5		_	7	12	_	15	_	18	ns
t _{PLH}	Propagation Delay Time (BUS-BUS)	4.5		-	20	31	_	39	_	47	ns
t _{PLH} t _{PHL}	Propagation Delay Time (CLOCK-BUS)	4.5		_	30	47	_	58	_	71	ns
t _{PLH} t _{PHL}	Propagation Delay Time (SELECT-BUS)	4.5			31	48	_	60	_	72	ns
t _{W(H)}	Minimum Clock Pulse Width	4.5		_	11	20	_	25	_	30	ns

AC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	V _{CC}	Test Condition		A = 25° C and		- 40 to 85°C 74HC		- 55 to 125°C 54HC		Unit
				Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
ts	Minimum Data Set-up Time	4.5			4	10	_	13	_	15	ns
th	Minimum Data Hold Time	4.5		_	_	5	_	5		5	ns
t _{PZL} t _{PZH}	3-State Output Enable Time (GBA - BUS)	4.5	$R_L = 1k\Omega$	_	21	30	_	38	_	45	ns
t _{PLZ} t _{PHZ}	3-State Output Disable Time (GBA - BUS)	4.5	$R_L = 1k\Omega$	_	26	38	_	48	_	57	ns
t _{PZL}	3-State Output Enable Time (GAB - BUS)	4.5	$R_L = 1k\Omega$	_	25	36	_	45	_	54	пѕ
t _{PLZ} t _{PHZ}	3-State Output Disable Time (GAB - BUS)	4.5	$R_L = 1k\Omega$	_	25	36	_	45	_	54	ns
CIN	Input Capacitance*			_	5	10	_	10	_	10	
C _{OUT}	Output Capacitance		BUS I/O	_	13	_	_	_	_	_	pF
C _{PD} (1)	Power Dissipation		HCT651	_	52	_	_	_		_	
	Capacitance		HCT652	_	52	_	_	_	_	_	


^{*} Applicable only to GAB, GBA, CAB, CBA, SAB, SBA input.

Note (1) C_{PD} is defined as the value of IC's internal equivalent capacitance which is calculated from the operating current consumption without load (refer to Test circuit).

Average operating current can be obtained by equation hereunder.


ICC(opr.) = CPD · VCC · fIN + ICC

TEST CIRCUIT ICC (Opr.)




SWITCHING CHARACTERISTICS TEST WAVEFORM


WAVEFORM 1




WAVEFORM 2



WAVEFORM 3



WAVEFORM 4



WAVEFORM 5

