

PRELIMINARY DATA SHEET

**MAS 3507D**  
**MPEG 1/2 Layer 2/3**  
**Audio Decoder**

Edition Feb. 25, 1998  
6251-459-1PD

 **MICRONAS**  

---

**INTERMETALL**

---

**Contents**

<b>Page</b>	<b>Section</b>	<b>Title</b>
<b>4</b>	<b>1.</b>	<b>Introduction</b>
4	1.1.	Features
5	1.2.	Application Overview
5	1.2.1.	Multimedia Mode
5	1.2.2.	Broadcast Mode
<b>6</b>	<b>2.</b>	<b>Functional Description of the MAS 3507D</b>
6	2.1.	DSP Core
6	2.1.1.	Overview
6	2.1.2.	The Internal Fixed Point Number Format
6	2.2.	Firmware (Internal Program ROM)
7	2.3.	Program Download Feature
7	2.4.	Baseband Processing
7	2.4.1.	Volume Control / Channel Mixer
7	2.4.2.	Muting
7	2.4.3.	Bass and Treble Control
9	2.5.	Clock Management
9	2.6.	Power Supply Concept
9	2.6.1.	Voltage Monitor Mode
9	2.6.2.	Two Battery DC/DC-Converter Mode
9	2.6.3.	Basic Concept of the DC/DC Converter
9	2.6.3.1.	Functional Description
10	2.6.3.2.	Control of DC/DC Converter and Voltage Monitor
10	2.6.3.3.	DC/DC Converter Frequency
10	2.6.4.	Stand-by Functions
<b>12</b>	<b>3.</b>	<b>Interfaces and Controlling</b>
12	3.1.	MPEG Bit Stream Interface
12	3.2.	Audio Output Interface
12	3.2.1.	Mode 1:16 Bits/Sample (I2S Compatible Data Format)
12	3.2.2.	Mode 2:32 Bit/Sample (Inverted SOI)
13	3.2.3.	Other Output Modes
13	3.3.	Start-up Configuration
13	3.4.	Parallel Input Output Interface (PIO)
15	3.5.	Serial Control Interface
15	3.5.1.	Settings/Controlling
15	3.5.2.	Controlling
16	3.5.3.	Conventions for the Command Description
16	3.5.4.	I2C Registers
16	3.5.4.1.	I2C Control Register
16	3.5.4.2.	I2C Data Register
16	3.5.5.	Controller Command Syntax
17	3.5.6.	Detailed MAS 3507D Command Syntax
17	3.5.6.1.	Run
17	3.5.6.2.	Read Control Interface Data
18	3.5.6.3.	Write Register
18	3.5.6.4.	Write D0 Memory
18	3.5.6.5.	Write D1 Memory

**Contents, continued**

<b>Page</b>	<b>Section</b>	<b>Title</b>
18	3.5.6.6.	Read Register
19	3.5.6.7.	Read D0 Memory
19	3.5.6.8.	Read D1 Memory
19	3.5.6.9.	Default Read
19	3.6.	Register Table
20	3.7.	Memory Area
20	3.7.1.	Status Memory
21	3.7.1.1.	(D0:\$300) MPEGFrameCount
21	3.7.1.2.	(D0:\$301) MPEGStatus1
22	3.7.1.3.	MPEGStatus2
23	3.7.1.4.	(D0:\$303) CRCErrorCount
23	3.7.1.5.	(D0:\$304) NumberOfAncillaryBits
23	3.7.1.6.	(D0:\$305...\$321) AncillaryData
24	3.7.2.	Configuration Memory
24	3.7.2.1.	PLLOffset48 and PLLOffset44
25	3.7.2.2.	OutputConfig
25	3.7.2.3.	LL, LR, RL, RR
<b>26</b>	<b>4.</b>	<b>Specifications</b>
26	4.1.	Outline Dimensions
27	4.2.	Pin Connections and Short Descriptions
29	4.3.	Pin Descriptions
29	4.3.1.	Power Supply Pins
29	4.3.2.	DC/DC Converter Pins
29	4.3.3.	Control Lines
29	4.3.4.	Parallel Interface Lines
29	4.3.4.1.	PIO Handshake Lines
29	4.3.4.2.	PIO Data Lines
30	4.3.5.	Voltage Supervision And Other Functions
30	4.3.6.	Serial Input Interface
30	4.3.7.	Serial Output Interface
30	4.3.8.	Miscellaneous
31	4.3.9.	Internal Pin Circuits
32	4.3.10.	Interface Timing
35	4.4.	Electrical Characteristics
35	4.4.1.	Absolute Maximum Ratings
35	4.4.2.	Recommended Operating Conditions
36	4.4.3.	Characteristics
37	4.4.4.	Firmware Characteristics
37	4.4.5.	DC/DC Converter Characteristics
39	4.4.6.	Typical Performance Characteristics
<b>44</b>	<b>5.</b>	<b>Data Sheet History</b>

**MPEG 1/2 Layer 2/3 Audio Decoder**

**1. Introduction**

The MAS 3507D is a single-chip MPEG layer 2/3 audio decoder for use in audio broadcast or memory-based playback applications. Due to embedded memories, the embedded DC/DC up-converter, and the very low power consumption, the MAS 3507D is ideally suited for portable electronics.


In MPEG 1 (ISO 11172-3), three hierarchical layers of compression have been standardized. The most sophisticated and complex, layer 3, allows compression rates of approximately 12:1 for mono and stereo signals while still maintaining CD audio quality. Layer 2 (widely used in DVB, ADR, and DAB) achieves a compression of 8:1 providing CD quality.

In order to achieve better audio quality at low bit rates (<64 kbit/s per audio channel), three additional sampling frequencies are provided by MPEG 2 (ISO 13818-3). The MAS 3507D decodes both layer 2 and layer 3 bit streams as defined in MPEG 1 and 2. The multichannel/multilingual capabilities defined by MPEG 2 are not supported by the MAS 3507D. An extension to the MPEG 2 layer 3 standard developed by FhG Erlangen, sometimes referenced as MPEG 2.5, for extremely low bit rates at sampling frequencies of 12, 11.025, or 8 kHz is also supported by the MAS 3507D.

**1.1. Features**

- Single-chip MPEG 1/2 layer 2 and 3 decoder
- ISO compliance tests passed
- Extension to MPEG 2 / layer 3 for low bit rates (MPEG 2.5)

- Bit streams with adaptive bit rates (bit-rate switching) are supported.
- Serial asynchronous MPEG bit stream input
- Broadcast and multimedia operation mode
- Automatic locking to given data rate in broadcast mode
- Data request triggered by 'demand signal' in multimedia mode
- Output audio data delivered via an I<sup>2</sup>S bus (in various formats)
- Digital volume / stereo channel mixer / Bass / Treble
- Output sampling clocks are generated and controlled internally.
- Ancillary data provided via I<sup>2</sup>C interface
- Status information accessible via PIO-Pins or I<sup>2</sup>C
- "CRC Error" and "MPEG Frame Synchronization" Indicators
- Power management for reduced power consumption at lower sampling frequencies
- Low-power dissipation (53 mW @ f<sub>s</sub> ≤ 12 kHz, 90 mW @ f<sub>s</sub> ≤ 24 kHz, 165 mW @ f<sub>s</sub> > 24 kHz @ 3 V)
- Supply voltage range: 1.6 V to 3.6 V due to built-in DC/DC converter (2-cell battery operation)
- Adjustable power supply supervision
- Power-off function
- Data processing by a high-performance RISC DSP core (MASC)
- Additional functionality achievable via download software



**Fig. 1–1:** MAS 3507D block diagram

**1.2. Application Overview**

The MAS 3507D can be applied in two major environments: in multimedia mode or in broadcast mode. For both modes, the DAC 3550A fits perfectly to the requirements of the MAS 3507D. It is a high-quality multi sample rate DAC (8 kHz ... 50 kHz) with internal crystal oscillator and integrated stereo headphone amplifier.

**1.2.1. Multimedia Mode**

In a memory-based multimedia environment, the easiest way to incorporate a MAS 3507D decoder is to use its data-demand pin. This pin can be used directly to request input bit stream data from the host or memory system.


While the demand pin is active, the data stream shall be transmitted to the MAS 3507D. The bit stream clock should be higher than the actual data rate of the MPEG bit stream (1 MHz bit stream clock works with all MPEG bit rates). The demand signal will be active until the input buffer of the MAS 3507D is filled.

A delayed response of the host to the demand signal (by several milliseconds) or an interrupted response of the host will be tolerated by the MAS 3507D as long as the input buffer does not run empty. A PC might use its DMA capabilities to transfer the data in the background to the MAS 3507D without interfering with its foreground processes.


The source of the bit stream may be a memory (e.g. ROM, Flash) or PC peripherals, such as CD-ROM drive, an ISDN card, a harddisk or a floppy disk.

**1.2.2. Broadcast Mode**

In environments where the bit stream is delivered from an independent transmitter to one or more receivers, the MAS 3507D cannot act as master for the bit stream clock. In this mode, it synchronizes itself to the incoming bit stream data rate by a digital PLL and generates a synchronized digital audio sample clock for the required output sample rates.



**Fig. 1–2:** Block diagram of a MAS 3507D, decoding a stored bit stream



**Fig. 1–3:** Block diagram of a MAS 3507D in a broadcast environment

**2. Functional Description of the MAS 3507D**

**2.1. DSP Core**

**2.1.1. Overview**

The hardware of the MAS 3507D consists of a high performance RISC Digital Signal Processor (DSP) and appropriate interfaces (see Fig. 2-1). The internal processor works with a memory word length of 20 bits and an extended range of 32 bits in its accumulators. The instruction set of the DSP is highly optimized for audio data compression and decompression. Thus, only very small areas of internal RAM and ROM are required. All the data input and output actions are based on a 'non cycle stealing' background DMA that does not cause any computational overhead (except some initialization).

**2.1.2. The Internal Fixed Point Number Format**

Internal register or memory values can easily be accessed via the I<sup>2</sup>C interface. In this document, two number representations are used: the fixed point notation 'v' and the 2's complement number notation 'r'.

The conversion between the two forms of notation is easily done (see the following equations).

$$r = v * 524288.0 + 0.5; (-1.0 \leq v < 1.0) \quad \text{(EQ 1)}$$


$$v = r / 524288.0; (-524288 < r < 524287) \quad \text{(EQ 2)}$$

**2.2. Firmware (Internal Program ROM)**

A valid MPEG 1/2/2.5 layer 2/3 data signal is taken as input. The signal lines are a clock line *SIC* and the data line *SID*. The MPEG decoder performs the audio decoding. The steps for decoding are

- synchronization,
- side information extraction,
- huffman decoding,
- ancillary data extraction, and
- volume control.

For the supported bit rates and sample rates, (see Table 4-3 on page 37). Frame Synchronization and CRC-Error signals are provided at the output pins of the MAS 3507D



**Fig. 2-1:** Block diagram of the MPEG Decoder

**2.3. Program Download Feature**

This is a special feature not necessary for a MPEG decoding.

The overall function of the MAS 3507D can be altered by downloading up to 1 kWord program code into the internal RAM and executing this code instead of the ROM code. During this time, MPEG decoding is not possible.

The code must be downloaded by the 'write to memory'-command (see Section 3.5.6.) into an area of RAM switchable from data memory to program memory. A 'run'-command (see Section 3.5.6.1.) starts the operation.


The code must be written by the customer (knowledge in DSP programming is necessary), but in some cases of wide interest, can be provided by INTERMETALL.

Detailed information about downloading is provided in combination with the MAS 3507D software development package from INTERMETALL.

**2.4. Baseband Processing**

**2.4.1. Volume Control / Channel Mixer**

A digital volume control matrix is applied to the digital stereo audio data. This performs additional balance control and a simple kind of stereo basewidth enhancement. The 4 factors LL, LR, RL, and RR are adjustable via the controller with 20-bit resolution.



**Fig. 2–2:** Digital volume matrix

Table 2–1 shows the proposed settings for the 4 volume matrix coefficients for stereo, left and right mono. The gain factor is given in fixed point notation. The gain values may be written to the MAS 3507D by the controller command *write D1 memory*.

**Table 2–1:** Settings for the digital volume matrix

Memory location	D1: \$7f8	D1: \$7f9	D1: \$7fa	D1: \$7fb
Name	LL	LR	RL	RR
Stereo (default)	-1.0	0	0	-1.0
Mono left	-1.0	-1.0	0	0
Mono right	0	0	-1.0	-1.0

The fixed point gain values correspond to 20 bit 2's complement notation (see Section 2.1.2.).

**2.4.2. Muting**

To enable fast and simple mute functionality, set bit 0 in register \$aa to '1'. Writing a '0' deactivates mute.

**2.4.3. Bass and Treble Control**

Tone control is implemented in the MAS 3507D. It allows the control of bass and treble in a range up to 15dB, as Table 2–3 shows. To prevent overflow or clipping effects, the prescaler is built-in. The prescaler decreases the overall gain of the tone filter, so the full range up to +15 dB is usable without clipping.

Due to the different frequency ranges in MPEG1, MPEG2, or MPEG2.5, the bass cutoff-frequencies differ.

**Table 2–2:** Settings for the digital volume matrix

Cutoff	Bass	Treble
MPEG1	100 Hz	10 kHz
MPEG2	200 Hz	10 kHz
MPEG2.5	400 Hz	10 kHz

To select a special setting, max. 3 coefficients are to write into registers of the MAS 3507D. This has to be done via the 'write register' I<sup>2</sup>C command. For details, please (see Section 3.5.6.3.)

**Table 2–3:** Tone control registers

Boost in dB	Bass (Reg. \$6b)	Treble (Reg. \$6f)	Prefactor (Reg \$67)
+15	\$61800	\$5f800	\$e9400
+14	\$5d400	\$58400	\$e6800
+13	\$58800	\$51800	\$e3400
+12	\$53800	\$49c00	\$dfc00
+11	\$4e400	\$42c00	\$dc000
+10	\$48800	\$3c000	\$d7800
+9	\$42800	\$35400	\$d25c0
+8	\$3c000	\$2ec00	\$cd000
+7	\$35800	\$28400	\$c6c00
+6	\$2e400	\$22000	\$bfc00
+5	\$27000	\$1c000	\$b8000
+4	\$1f800	\$16000	\$af400
+3	\$17c00	\$10400	\$a5800
+2	\$10000	\$ac00	\$9a400
+1	\$800	\$5400	\$8e000
0	0	0	\$80000
-1	\$f7c00	\$fac00	\$80000
-2	\$efc00	\$f5c00	\$80000
-3	\$e8000	\$f0c00	\$80000
-4	\$e0400	\$ec000	\$80000
-5	\$d8c00	\$e7e00	\$80000
-6	\$d1800	\$e2800	\$80000
-7	\$ca400	\$de000	\$80000
-8	\$c3c00	\$d9800	\$80000
-9	\$bd400	\$d5000	\$80000
-10	\$b7400	\$d0400	\$80000
-11	\$b1800	\$cbc00	\$80000
-12	\$ac400	\$c6c00	\$80000
-13	\$a7400	\$c1800	\$80000
-14	\$a2800	\$bb400	\$80000
-15	\$9e400	\$b2c00	\$80000



## 2.5. Clock Management

The MAS 3507D is driven by a single clock at a frequency of 14.592 MHz or, alternatively, 14.725 MHz. It is possible to drive the MAS 3507D with other reference clocks (see Section 3.7.2.1. on page 24).

The *CLKI* signal acts as a reference for the embedded clock synthesizer that generates the internal system clock. Based on the reference input clock *CLKI*, a synchronized output clock *CLKO* that depends on the audio sample frequency of the decompressed bit stream is generated and provided as 'master clock' to external D/A converters. Some DACs need master clocks that have a fixed relation to the sampling frequencies. A scaler can be switched on during start-up, optionally, by activating the *PI8* pin. Then, the clockout will automatically be divided by 1, 2, or 4 as defined in Table 2–4.

**Table 2–4:** CLKO-Frequencies

$f_s$ /kHz	CLKO/MHz scaler on	CLKO/MHz scaler off
48.32	24.576	24.576
44.1	22.5792	22.5792
24.16	12.288	24.576
22.05	11.2896	22.5792
12.8	6.144	24.576
11.025	5.6448	22.5792

## 2.6. Power Supply Concept

The MAS 3507D may be used in two basic power supply modes: with and without DC/DC-converter.

### 2.6.1. Voltage Monitor Mode

This mode applies, for example, to portable applications with 3 batteries or NiCd cells, as well as to applications with a voltage regulator. In the latter case, a voltage regulator with a nominal output voltage of 3.3 V should be used.

In the voltage monitor mode, the power supply is directly connected to the *VSENS* and *VDD* pins of the MAS 3507D. The *DCEN* signal enables the power supply monitor; the *DCSO* pin must be connected to ground to prevent the DC/DC converter from operation.

The *PUP* signal can be read out by the system controller. The controller again may be connected with the corresponding input line *WSEN* of the MAS 3507D to activate MPEG decoding. It is important that the *WSEN* must not be activated before the *PUP* is generated. In applications without controller, it is recommended to connect *PUP* with *WSEN*. The *PUP* signal thresholds are listed in Table 2–5.

### 2.6.2. Two Battery DC/DC-Converter Mode

In the DC/DC converter mode, two external batteries or NiCd cells with an expected voltage between 1.6 V and 3.2 V are connected with the DC/DC converter of the MAS 3507D as shown in Fig. 2–3. Setting the *DCEN* signal to '1' at least 10  $\mu$ s after *DCSO* reaches 1.6 V starts the DC/DC converter. This can be done by a controller or by low pass filtering of *VDD*. Connecting *DCEN* directly to *VDD* leads to unexpected states.

The DC/DC converter is designed to start its operation with the minimum input supply voltage of:

$$1.2 \text{ V} + U_D \approx 1.6 \text{ V} \text{ (minimum battery voltage)}$$

$$\text{for } i_{\text{Load}} = 0,$$

where  $U_D$  is the forward voltage of the Schottky diode.

After ramp-up of the DC/DC converter, an output voltage of 3.0 V (*PUPLIMIT* reset value) will be generated.

The *PUP* signal can be read out by the system controller. The controller again may be connected with the corresponding input line *WSEN* of the MAS 3507D to activate MPEG decoding. It is important that the *WSEN* must not be activated before the *PUP* is generated. In applications without controller it is recommended to connect *PUP* with *WSEN*. The *PUP* signal thresholds are listed in Table 2–5.

### 2.6.3. Basic Concept of the DC/DC Converter

The DC/DC converter of the MASD is used to generate a required fixed power supply voltage even if powered by battery cells, e.g. in portable applications. The DC/DC converter works as an up-converter with two battery cells with an input voltage of 1.6...3.0 V.

#### 2.6.3.1. Functional Description

The embedded step-up DC/DC converter uses a current-mode pulse-width modulation (PWM) controller to provide precise output regulation and low subharmonic noise. The switching frequency is adjustable between 156 kHz and 230 kHz (see Table 2–5) and is controlled by the external clock frequency. To start-up without external clock, a start-up oscillator is embedded.

The DC/DC converter has bootstrapped output; it operates from the generated output voltage. So, the operating voltage is down to 1.8 V for 250 mA loads. This indicates the voltage to which the battery can be discharged without losing output regulation. When the inductor current exceeds approximately 900 mA, the output stage is turned off by the inner current loop. So, damaging the IC and the inductor by overload current is impossible for input voltages up to  $3\text{ V} + U_D$ , i. e. as long as regulation works. At very low input voltages the pulse width is clipped to approximately 75%.

Normally, the DC/DC converter operates in continuous-current mode. There is always current flowing through the inductor, and the control circuit adjusts the switch's duty cycle. This provides excellent load-transient response. During start-up and at low loads, the controller changes to discontinuous-current mode. This means, the current through the inductor starts at zero, rises to a peak value, and ramps down to zero in each cycle. The output ripple increases slightly and the switch waveforms display ringing due to resonant frequency of the inductor and capacitor at the switch pin. At very low load currents, the controller changes to pulse-skipping mode. The regulation is achieved by skipping entire cycles. The pulse-skipping waveforms can be irregular, and the output ripple contains a low-frequency component.

Fig. 2–3 shows the standard application circuit. A 22  $\mu\text{H}$  inductor is required for the application. The important specification item is the inductor saturation current rating, which should be greater than 2.5 times the DC load current. The DC resistance of the inductor is important for efficiency. The primary criterion for selecting the output filter capacitor is low equivalent series resistance (ESR), as the product of the inductor current variation and the ESR determines the high-frequency amplitude seen on the output voltage. The Schottky diode should have a low voltage drop  $U_D$  for a high overall efficiency of the DC/DC converter. The current rating of the diode should also be greater than 2.5 times the DC output current. The *VSENS* pin is always connected to the output voltage at low ESR capacitance.

**2.6.3.2. Control of DC/DC Converter and Voltage Monitor**

The DC/DC converter is switched on by activating the *DCEN* pin. In this case, also the supply voltage monitor is enabled and the DC/DC converter starts in ramp-up operating mode. Due to the internal start-up oscillator, this mode is functional even without a valid *CLKI* signal.

In cases where only the supply voltage monitor is activated, the DC/DC converter subblock must be selectively switched off by connecting the *DCSO* pin to *VSS*.

When the voltage at the *VSENS* pin arrives at 50 mV ( $\pm$  tolerances of the internal reference) above the value as specified in the *DCCF* register (see Table 2–5), the output signal *PUP* of the voltage monitor becomes active. The *PUP* signal becomes inactive when the voltage at the *VSENS* pin drops below the specified value. This hysteresis of 50 mV prevents an unstable *PUP* signal.

To prevent oscillations of the DC/DC converter which also uses this voltage information, the *VSENS* line must not be filtered with an inductor.

The initial *PUPLIMIT* reset value is 2 (3.0 V). This reset value for the *PUPLIMIT* bits is chosen to guarantee that the MAS 3507D will work correctly if the *PUP* signal becomes active. Reconfiguration of the *PUPLIMIT* will be possible after reset. It is adjustable in 8 steps (see register *DCCF* in Table 2–5).

**2.6.3.3. DC/DC Converter Frequency**

The DC/DC converter may generate interference noise that could be unacceptable for some applications. Thus, the oscillator frequency may be adjusted in 16 steps in order to allow the system controller to select a base frequency that does not interfere with another application.

The *CLKI* input provides the base clock  $f_{clki}$  for the frequency divider, whose output is made symmetrical with an additional divider by two. The divider quotient is determined by the content of the *DCCF* register. This register may have values between 0 and 15, generating a DC/DC converter clock frequency  $f_{dc}$  between:

$$f_{dc} = \frac{f_{clki}}{2 \cdot (32 + n)} \Big|_{n \in \{0, 15\}} \quad (\text{EQ 3})$$

**2.6.4. Stand-by Functions**

Both the digital part of the MAS 3507D and the DC/DC converter have their own power-up pins (*WSEN*, *DCEN*). Thus, the DC/DC converter can remain active to supply other parts of the application even if the audio decoding part of the MAS 3507D is not being used. The *WSEN* power-up pin of the digital part may be handled by the controller.




Fig. 2–3: DC/DC converter connections

Table 2–5: DCCF-Register

Bits	Signal	Comments	
16...14	PUPLIMIT (3 bits)	DC/DC converter output	Voltage monitor (PUP signal becomes inactive when output below)
	0	2.8 V	2.59 V
	1	2.9 V	2.69 V
	2 (reset)	3.0 V	2.78 V
	3	3.1 V	2.85 V
	4	3.2 V	2.95 V
	5	3.3 V	3.03 V
	6	3.4 V	3.13 V
	7	3.5 V	3.20 V
13...10	DCFR (4 bits)	Sets the clock-frequency of the DC/DC converter to:	
	0 (reset)	230 kHz	
	1	223 kHz	
	2	216 kHz	
	3	210 kHz	
	4	204 kHz	
	5	199 kHz	
	6	194 kHz	
	7	188 kHz	
	8	184 kHz	
	9	179 kHz	
	10	175 kHz	
	11	171 kHz	
	12	167 kHz	
	13	163 kHz	
	14	160 kHz	
	15	156 kHz	

**3. Interfaces and Controlling**

The MAS 3507D uses an I<sup>2</sup>C control interface, a serial input interface for MPEG bit stream, and a digital audio output interface for the decoded audio data (I<sup>2</sup>S or similar). Additionally, a parallel I/O interface (PIO) may be used for monitoring and mode-selection tasks. The PIO lines are defined by the internal firmware.

**3.1. MPEG Bit Stream Interface**

The MPEG bit stream input interface consists of the three pins: *SIC*, *SII*, and *SID*. For MPEG decoding operation, the *SII* pin must always be connected to VSS. The MPEG input signal format is shown in Fig. 3–1. The data values are latched with the falling edge of the *SIC* signal.

**3.2. Audio Output Interface**


The audio output interface of the MAS 3507D is a standard I<sup>2</sup>S interface. It is possible to choose between two standard interfaces (16 bit with delay or 32 bit with inverted *SOI*) via start-up configuration. These setup modes meet the performance of the most common DACs. It is also possible to select other interface modes via I<sup>2</sup>C commands (see Section 3.2.3.).

**3.2.1. Mode 1:16 Bits/Sample (I<sup>2</sup>S Compatible Data Format)**


A schematic timing diagram of the SDO interface in 16 bit/sample mode is shown in Fig. 3–2.

**3.2.2. Mode 2:32 Bit/Sample (Inverted *SOI*)**


If the serial output generates 32 bits per audio sample, only the first 20 bits will carry valid audio data. The 12 trailing bits are set to zero by default (see Fig. 3–3).



**Fig. 3–1:** Schematic timing of the SDI (MPEG) input



**Fig. 3–2:** Schematic timing of the SDO interface in 16 bit/sample mode



**Fig. 3–3:** Schematic timing of the SDO interface in 32 bit/sample mode

**3.2.3. Other Output Modes**

Nevertheless, the interface is configurable by software to work in different modes. It is possible to choose:

- 16 or 32 bit/sample modes,
- inverted or not inverted word strobe (SII),
- no delay or delay of data related to word strobe.

For further details, (see Section 3.7.2.2.)

**3.3. Start-up Configuration**

Basic operation of the MAS 3507D is possible without controller interaction. Configuration and the most important status information are available by the PIO-interface. The start-up configuration is selected according to the levels of several PIO pins. The levels should be set via high impedance resistors (for example 10 kΩ) to *VSS* or *VDD* and will be copied into the StartupConfig-register directly after power up / reset. After start-up, the PIO will be reconfigured as output.

To enable greater flexibility, it is possible to configure the MAS 3507D without using the PIO-pins or to reconfigure the IC after start-up. The procedure for this is to send two I<sup>2</sup>C commands to the MAS 3507D:

- Writing the StartupConfig-Register (see Section 3.6. on page 19)
- Execute a ‘run’ command with address *\$fcd*.

The configuration will be active up to a reset. Then, the new configuration will be loaded again via PIO.

**3.4. Parallel Input Output Interface (PIO)**

The parallel interface of the MAS 3507D consists of the lines *PI0...PI4*, *PI8*, *PI12...PI19*, and several control lines. During start-up, the PIO will read the start-up configuration. This is to define the environment for the MAS 3507D. The following pins must be connected via resistors to *VSS* or *VDD*:

**Table 3–1:** Start-up configuration<sup>1)</sup>

PIO Pin	“0”	“1”
PI8	divide CLKO by 1, 2, or 4 (according to MPEG 1, 2, or 2.5)	CLKO fixed at 24.576 or 22.5792 MHz
PI4	14.725 MHz input clock	14.592 MHz input clock
PI3	Enable layer 3	Disable layer 3
PI2	Enable layer 2	Disable layer 2
PI1	SDO output: 32 bit	SDO output: 16 bit
PI0	input: Multimedia mode (PLL off)	input: Broadcast mode (PLL on)

<sup>1)</sup> Start-up setting can be overruled by I<sup>2</sup>C commands after reset.

After having read the start-up configuration, the PIO will be switched to 'µP-mode'. In µP-mode, the additional PIO-control lines ( $PR$ ,  $\overline{PCS}$ ) are evaluated. The MPEG decoder firmware expects  $PR = '1'$  and the  $\overline{PCS} = '0'$ . Then, all PIO-interface lines are configured as output and display some status information of the MPEG decoder. The PIO-lines can be read by an external controller or directly used by dedicated hardware blocks (e.g. for sample rate indication or display units). The internal MPEG decoder firmware attaches specific functions to the following pins:


**Table 3–2:** PIO output signals during MPEG decoding

PIO Pin	Name	Comment
PI19	Demand PIN %0 %1	no input data exp. input data request
PI18, PI17	MPEG INDEX %00 %01 %10 %11	MPEG 2.5 reserved MPEG 2 MPEG 1
PI13, PI12	MPEG Layer ID %00 %01 %10 %11	reserved Layer 3 Layer 2 Layer 1 <sup>1)</sup>
PI8	MPEG CRC-ERROR %0 %1	no error CRC-error, MPEG decoding not successful
PI4	MPEG-FRAME- SYNC	see following text
PI3, PI2	Sampling frequency %00 %01 %10 %11	in kHz <sup>2)</sup> 44.1 / 22.1 / 11.0 48 / 24 / 12 32 / 16 / 8 reserved
PI1, PI0	Deemphasis %00 %01 %10 %11	none 50/15 µs reserved CCITT J.17

1) Layer 1 bit streams will not be decoded

2) Sampling frequency also defined by MPEG index (see Table 3–12 for additional information)

The MPEG-FRAME-SYNC signal is set to '1' after the internal decoding for the MPEG-header has been finished for one frame. The rising edge of this signal could be used as an interrupt input for the controller that triggers the read out of the control information and ancillary data. As soon as the MAS 3507D has recognized the corresponding read command ('read control interface data' - (see Section 3.5.6.2. on page 17), the MPEG-FRAME-SYNC is reset. This behavior reduces the possibility of missing the MPEG-FRAME-SYNC active state.



**Fig. 3–4:** Schematic timing of MPEG-FRAME-Sync

The time  $t_{read}$  depends on the response time of the controller. This time must not exceed 1/2 of the MPEG-frame length  $t_{frame}$ . The MPEG frame lengths are given in Table 3–3.

**Table 3–3:** Frame length in MPEG layer 2 / 3

$f_s$ in kHz	Frame Length Layer 2	Frame Length Layer 3
48	24 ms	24 ms
44.1	26.12 ms	26.12 ms
32	36 ms	36 ms
24	48 ms	24 ms
22.05	52.24 ms	26.12 ms
16	72 ms	32 ms
12	not available	48 ms
11.025	not available	52.24 ms
8	not available	72 ms

**3.5. Serial Control Interface**

**3.5.1. Settings/Controlling**

Communication between the MAS 3507D and the external controller is done via I<sup>2</sup>C-bus. An I<sup>2</sup>C slave interface with a minimum transfer data word length of 16 bits is provided. The interface uses one level of subaddresses. The device addresses are \$3a for writing and \$3b for reading, respectively. It then may use I<sup>2</sup>C clock synchronization to slow down the interface if required.

**Table 3–4:** I<sup>2</sup>C base address bits

A7	A6	A5	A4	A3	A2	A1	W/R
0	0	1	1	1	0	1	0/1

The I<sup>2</sup>C data and control registers of the MAS 3507D have 16-bit data size. They are accessed by reading/writing two 8-bit data words.

Fig. 3–5 shows I<sup>2</sup>C-bus protocols for read and write operations of the interface; the read operation requires an extra start condition and repetition of the chip address with read command set.

**3.5.2. Controlling**

The I<sup>2</sup>C control interface of the MAS 3507D is designed as a slave interface. A system controller may send configuration commands or read status information via the I<sup>2</sup>C interface. The I<sup>2</sup>C interface has 3 sub-addresses allocated.

**Table 3–5:** Sub-Addresses

Sub-addresses	Comment
\$68 /write	controller writes to MAS 3507D data register
\$69 /read	controller reads from MAS 3507D data register
\$6A/ WRITE	controller writes to MAS 3507D control register


The address (\$6a) is used for basic control, i.e. reset and task select. The other addresses are used for data transfer from/to the MAS 3507D.

Example: I<sup>2</sup>C write access

S	dev_write (\$3A)	Ack	data_write (\$68)	Ack	high byte data	Ack	low byte data	Ack	P
---	------------------	-----	-------------------	-----	----------------	-----	---------------	-----	---

Example: I<sup>2</sup>C read access

S	dev_write (\$3A)	Ack	data_read (\$69)	Ack	S	dev_read (\$3b)	Ack	high byte data	Ack	
								low byte data	Nak	P



W = 0  
 R = 1  
 Ack = 0  
 Nak = 1  
 S = Start  
 P = Stop

**Fig. 3–5:** I<sup>2</sup>C-Bus protocol for the MAS 3507D

**3.5.3. Conventions for the Command Description**

The description of the various controller commands uses the following formalism:

- A data value is split into 4-bit nibbles which are numbered beginning with 0 for the least significant nibble.
- Data values in nibbles are always shown in hexadecimal notation indicated by a preceding \$.
- A hexadecimal 20-bit number *d* is written, e.g. as *d* = \$17C63, its five nibbles are *d*0 = \$3, *d*1 = \$6, *d*2 = \$C, *d*3 = \$7, and *d*4 = \$1.
- **Abbreviations** used in the following descriptions:
  - a** address
  - d** data value
  - n** count value
  - o** offset value
  - r** register number
  - x** don't care
- **Variables** used in the following descriptions:
  - dev\_write*    \$3a
  - dev\_read*     \$3b
  - data\_write*   \$68
  - data\_read*    \$69
  - control*       \$6a

**3.5.4. I<sup>2</sup>C Registers**

**3.5.4.1. I<sup>2</sup>C Control Register**

The I<sup>2</sup>C control register is a write-only register and its main purpose is the software reset of the MAS 3507D.

**Table 3–6:** Control register bit assignment<sup>1)</sup>

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
x	x	x	x	x	x	x	R	0	0	0	0	T3	T2	T1	T0

<sup>1)</sup> x = don't care, R = reset, T3...T0 = task selection

The software reset is done by writing a 16-bit word to the MAS 3507D with 'bit 8' set. The 4 least significant bits are reserved for task selection. The task selection is only useful in combination with download software. In standard MPEG decoding, these bits must always be set to '0'.

**3.5.4.2. I<sup>2</sup>C Data Register**

The I<sup>2</sup>C data register is readable (subaddress *data\_read*), writable (subaddress *data\_write*), and has a length of 16 bits. The data transfer is done with the most significant bit (m) first.

**Table 3–7:** Data register bit assignment

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
m															l

**3.5.5. Controller Command Syntax**

The I<sup>2</sup>C control of the MAS 3507D is done completely via the I<sup>2</sup>C data register by using a special command syntax. The commands are executed by the MAS 3507D during its normal operation without any loss or interruption of the incoming data or outgoing audio data stream. These I<sup>2</sup>C commands allow the controller to access internal states, RAM contents, internal hardware control registers, and even a download of an alternative software module. The command structure allows sophisticated control of the MAS 3507D. The registers of the MAS 3507D are either general purpose, e.g. for program flow control, or specialized registers that directly affect hardware blocks. The unrestricted access to these registers allows the system controller to overrule the firmware configuration of the serial interfaces or the default input line selection.

The control interface is also used for low bit rate data transmission, e.g. MPEG-embedded ancillary data transmission. The data information is performed by sending a 'read memory' command to the MAS 3507D and by reading the memory block that temporarily contains the required information. The synchronization between the controller and the MAS 3507D is done via a *MPEG-FRAME-SYNC* signal or by monitoring the *MPEGFrameCount* register (at the cost of a higher work load for the controller).

The MAS 3507D firmware scans the I<sup>2</sup>C interface periodically and checks for pending or new commands. However, due to some time critical firmware parts, a certain latency time for the response has to be expected. The theoretical worst case response time does not exceed 4 ms. However, the typical response time is less than 0.5 ms. Table 3–8 shows the basic controller commands that are available by the MAS 3507D.



**Table 3–8:** Basic controller commands

Code	Command	Comment
\$0 \$1	run	Start execution of an internal program. (Run 0 means freeze operating system.)
\$3	read Control-Information and Ancillary Data	fast read of a block of information organized in 16-bit words (see Section 3.7. on page 20)
\$9	write register	An internal register of the MAS 3507D can be written directly to by the controller.
\$A \$B	write to memory	A block of the DSP memory can be written to by the controller. This feature may be used to download alternate programs.
\$D	read register	The controller can read an internal register of the MAS 3507D.
\$E \$F	read memory	A block of the DSP memory can be read by the controller.

**3.5.6. Detailed MAS 3507D Command Syntax**

**3.5.6.1. Run**

S	dev_write	A	data_write	A	a3,a2	A	a1,a0	A	P
---	-----------	---	------------	---	-------	---	-------	---	---

The 'run' command causes the start of a program part at address **a** = (a3,a2,a1,a0). The nibble **a3** is restricted to **\$0** or **\$1** which also acts as command selector. Run with address **a** = **\$0** will suspend normal MPEG decoding and only I<sup>2</sup>C commands are evaluated. This freezing will be required if alternative software is downloaded into the internal RAM of the MAS 3507D. Detailed information about downloading is provided in combination with a MAS 3507D software development package or together with MAS 3507D software modules available from INTERMETALL.

If the address  $\$1400 \leq a < \$1800$ , the MAS 3507D continues execution of the program with the downloaded code. For detailed information, please refer to the MASC software development kit. This is for starting the downloaded program code.

Example: 'run' at address \$fcd (override start-up configuration) has the following I<sup>2</sup>C protocol:

<\$3a><\$68><\$0f><\$cd>

**3.5.6.2. Read Control Interface Data**

1) send command

S	dev_write	A	data_write	A	S	\$3, x2	A	x1,x0	A	P
---	-----------	---	------------	---	---	---------	---	-------	---	---

2) get ancillary data values

S	dev_write	A	data_read	A	S	dev_read				
					(ancillary word 0)	A	d3, d2	A	d1,d0	
							...repeat for n data values...			
						A	d3, d2	A	d1,d0	Nak P

x2...x0: combined count, offset value  
d3...d0: 16-bit data values

An internal memory array keeps the status information of the MAS 3507D (see Table 3–10). The 'read control interface data' command can be used for quick access to this memory array. A successive range of memory locations may be read by passing a 6-bit offset value "o" and a 6-bit count value "n" as parameter.

Both values are combined in a 12-bit = 4 nibble field x2, x1, x0. If, for example, 4 words (n = 4) starting with one word offset (o = 2), i.e. the MPEGStatus2, the CRCErrorCount, and NumberOfAncillaryBits are read from the control memory array, the 3 nibbles x2, x1 and x0 are evaluated as shown in the following table.

	11	10	9	8	7	6	5	4	3	2	1	0
6-bit values	offset: 2						number of words: 3					
bit	0	0	0	0	1	0	0	0	0	0	1	1
nibble	0				8				3			

The complete I<sup>2</sup>C protocol reads as:

```
<$3a><$68><$30><$83>
<$3a><$69><$3b><receive 3 16-bit data values>
```

The 'read control interface data' command resets the MPEG-FRAME-SYNC at PI4-Pin (see Section 3.4. on page 13).

**3.5.6.3. Write Register**

S	dev_write	A	data_write	A	\$9, r1	A	r0, d0	A		
					d4, d3	A	d2, d1	A	P	

The controller writes the 20-bit value (**d** = d4,d3,d2,d1,d0) into the MAS 3507D register (**r** = r1,r0). In contrast to memory cells, registers are always addressed individually, and they may also interact with built-in hardware blocks. A list of useful registers is given in the next section.

Example: Muting can be realized by writing the value 1 into the register with the number \$aa:

```
<$3a><$68><$9a><$a1><$00><$00>
```

**3.5.6.4. Write D0 Memory**

S	dev_write	A	data_write	A	\$A, \$0	A	\$0,\$0			
					A	n3,n2	A	n1,n0		
					A	a3,a2	A	a1,a0		
					A	d3,d2	A	d1,d0		
					A	\$0,\$0	A	\$0,d4		
					....repeat for n data values....					
					A	d3,d2	A	d1,d0		
					A	\$0,\$0	A	\$0,d4	A	P

n3..n0: number of words  
a3..a0: start address in MASD memory  
d4..d0: data value

The MAS 3507D has 2 memory areas of 2048 words each called D0 and D1-memory. For both memory areas, read and write commands are provided.

Example: reconfiguration of the output to 16 bit without delay has the following I<sup>2</sup>C protocol:

```
<$3a><$68><$a0><$00> (write D0 memory)
<$00><$01> (1 word to write)
<$03><$2f> (start address)
<$00><$10> (value = $00010)
<$00><$00>
<$3a><$68><$0f><$cd> (run command)
```

**3.5.6.5. Write D1 Memory**

S	dev_write	A	data_write	A	\$B, \$0	A	\$0,\$0			
					A	n3,n2	A	n1,n0		
					A	a3,a2	A	a1,a0		
					A	d3,d2	A	d1,d0		
					A	\$0,\$0	A	\$0,d4		
					....repeat for n data values....					
					A	d3,d2	A	d1,d0		
					A	\$0,\$0	A	\$0,d4	A	P

n3..n0: number of words to be transmitted  
a3..a0: start address in MASD memory  
d4..d0: data value

For further details, see 'write D0 memory' command.

**3.5.6.6. Read Register**

1) send command

S	dev_write	A	data_write	A	\$D, r1	A	r0,\$0	A	P
---	-----------	---	------------	---	---------	---	--------	---	---

2) get register value

S	dev_write	A	data_read	A	S	dev_read				
					A	d3, d2	A	d1, d0	A	X, X
									A	X, d4
										Nak
										P

r1, r0: register r  
d3...d0: data value in r  
X: don't care

The MAS 3507D has an address space of 256 registers. Some of the registers (**r** = r1,r0 in the figure above) are direct control inputs for various hardware blocks, others do control the internal program flow. In the next section, those registers that are of any interest with respect to the MPEG decoding are described in detail.

Example:

Read the content of the PIO-Data register (\$c8):

```
<$3a><$68><$dc><$80>
<$3a><$69><$3b>
now read:
<d3, d2><d1, d0><x, x><x, d4>
```

**3.5.6.7. Read D0 Memory**

1) send command

S	dev_write	A	data_write	A	\$E, \$0	A	\$0,\$0
				A	n3,n2	A	n1,n0
				A	a3,a2	A	a1,a0
						A	P

2) get memory value

S	dev_write	A	data_read	A	S	dev_read					
		A	d3, d2	A	d1,d0	A	\$0,\$0	A	\$0, d4		
....repeat for n data values....											
		A	d3, d2	A	d1,d0	A	\$0,\$0	A	\$0, d4	A	P

n3..n0: number of words  
a3..a0: start address in MASD memory  
d4..d0: data value

The 'read D0 memory' command is provided to get information from memory cells of the MAS 3507D. It gives the controller access to all memory cells of the internal D0 memory. Direct access to memory cells is an advanced feature of the DSP. It is intended for users of the MASC software development kit.

**3.5.6.8. Read D1 Memory**

1) send command

S	dev_write	A	data_write	A	\$F, \$0	A	\$0,\$0
				A	n3,n2	A	n1,n0
				A	a3,a2	A	a1,a0
						A	P

2) get memory value

S	dev_write	A	data_read	A	S	dev_read					
		A	d3, d2	A	d1,d0	A	\$0,\$0	A	\$0, d4		
....repeat for n data values....											
		A	d3, d2	A	d1,d0	A	\$0,\$0	A	\$0, d4	A	P

n3..n0: number of words  
a3..a0: start address in MASD memory  
d4..d0: data value

The 'read D1 memory' command is provided to get information from memory cells of the MAS 3507D. It gives the controller access to all memory cells of the internal D1 memory.

**3.5.6.9. Default Read**

S	dev_write	A	data_read	A	S	device_read			
				A	d3,d2	A	d1,d0	Nak	P

The 'default read' command immediately returns the content of the MPEGFrameCount (D0:\$300) of the MAS 3507D in the variable (d = d3,d2,d1,d0). The 'default read' command is the fastest way to get information from the MAS 3507D. Executing the 'default read' command in a polling loop can be used to detect the availability of new ancillary data.

**3.6. Register Table**

In Table 3–9, the internal registers that are useful for controlling the MAS 3507D are listed. They are accessible by 'register read/write' I<sup>2</sup>C commands (see Section 3.5.6. on page 17).

**Important note!** Writing into undocumented registers or read-only registers is always possible, but it is highly recommended not to do so. It may damage the function of the firmware and may even lead to a complete system crash of the decoder operation which can only be restored by a reset.

**Table 3–9:** Command Register Table

Address	R/W	Name	Comment	Default
\$8e / 142	w	DCCF	Set DC/DC converter mode (see Table 2–5 on page 11)	\$8000
\$aa / 170	r/w	mute 0 1	Forces a mute of the digital output  no mute mute output, but continue decoding	\$0
\$c8 / 200	r	PIOData	Read back the PIO pin levels. The PIO pin corresponds to bit 0 in the PIOData register. This register can be used to detect the actual state of the PIO pins, regardless of the PIO configuration.	
\$e6/230	r/w	StartupConfig	Shadows the start-up configuration set via PIO pins or I <sup>2</sup> C command (valid are bits 8, 4...0 as described in Table 3–1.	
\$67/103	r/w	KPrescale	responsible for prescale of the tone filter (prevent overflows) (see Section 2.4.3. on page 7)	\$80000
\$6b/107	r/w	KBass	responsible for increase / decrease of low frequencies (see Section 2.4.3. on page 7)	\$0
\$6f/111	r/w	KTreble	responsible for increase / decrease of high frequencies (see Section 2.4.3. on page 7)	\$0

### 3.7. Memory Area

#### 3.7.1. Status Memory

The memory cells given in the following table should be accessed by the 'read control interface data' I<sup>2</sup>C command (see Section 3.5.6. on page 17) because only the 16 LSBs of these memory blocks are used. The memory area table is a consecutive memory block

in the D0 memory that keeps all important status information that monitors the MPEG decoding process. The 'read control interface data' command resets the MPEG-FRAME-SYNC at *PI4* as described in Section 3.4.

**Table 3–10:** Status Memory Area

Address	Offset <sup>1)</sup>	R/W	Name	Function
D0:\$300	0	r	MPEGFrameCount	counts the MPEG frames
D0:\$301	1	r	MPEGStatus1	MPEG header / status information
D0:\$302	2	r	MPEGStatus2	MPEG header
D0:\$303	3	r	CRCErrCount	counts CRC errors during MPEG decoding
D0:\$304	4	r	NumberOfAncillaryBits	number of bits in ancillary data
D0:\$305 ... \$321	5	r	AncillaryData	organized in words a 16 bit (MSB first)

<sup>1)</sup> Offset applies to the 'read control interface data' command

**3.7.1.1. (D0:\$300) MPEGFrameCount**

The counter will be incremented with each new frame that is decoded. With an invalid MPEG bit stream as its input (e.g. if an invalid header is detected), the MAS 3507D resets the MPEGFrameCount cell to '0'. The MPEGFrameCount is also returned by the *'default read'* command as described in Section 3.5.6.9.

**3.7.1.2. (D0:\$301) MPEGStatus1**

The MPEGStatus1 contains the bits 15...11 of the MPEG header and some status bits. It will be set each frame, directly after the header has been decoded from the bit stream.

**Table 3–11: D0:\$301 MPEGStatus1**

Bits	Name/Value	Comment
19, 15	%xxxx.x	don't care
14, 13	MPEG ID %00 %01 %10 %11	Bits 11, 12 of the MPEG-header MPEG 2.5 reserved MPEG 2 MPEG 1
12, 11	Layer %00 %01 %10 %11	Bits 13, 14 of the MPEG-header reserved Layer 3 Layer 2 Layer 1
10	%1	not protected by CRC
9...2		private bits
1	%1	CRC Error
0	%1	invalid frame

3.7.1.3. MPEGStatus2

The MPEGStatus2 contains the 16 LSBs of the MPEG header. It will be set directly after synchronizing to the bit stream.

Table 3–12: D0:\$302 MPEGStatus2

Bits	Value/Name	Comment		
19, 16		don't care		
15...12	Bit rate index	MPEG 1 (Layer 2) in kbit/s	MPEG 1 (Layer 3) in kbit/s	MPEG 2 in kbit/s (Layer 2 & 3) MPEG 2.5 in kbit/s
	%0000	free	free	free
	%0001	32	32	8
	%0010	48	40	16
	%0011	56	48	24
	%0100	64	56	32
	%0101	80	64	40
	%0110	96	80	48
	%0111	112	96	56
	%1000	128	112	64
	%1001	160	128	80
	%1010	192	160	96
	%1011	224	192	112
	%1100	256	224	128
%1101	320	256	144	
%1110	384	320	160	
%1111	forbidden	forbidden	forbidden	forbidden
11, 10	Sampling frequency	MPEG 1	MPEG 2	MPEG 2.5
	%00	44.1 kHz	22.05 kHz	11.025 kHz
	%01	48 kHz	24 kHz	12 kHz
	%10	32 kHz	16 kHz	8 kHz
%11	reserved	reserved	reserved	
9	Padding bit			
8	Private bit			
7, 6	Mode			
	%00	stereo		
	%01	joint_stereo (intensity stereo / ms_stereo)		
	%10	dual channel		
%11	single_channel			
5, 4	Mode extension (if joint stereo only)	intensity stereo	ms_stereo	
	%00	off	off	
	%01	on	off	
	%10	off	on	
%11	on	on		
3	%0 / 1	copyright not protected / copyright protected		
2	%0 / 1	copy / original		
1, 0	Emphasis	indicates the type of emphasis		
	%00	none		
	%01	50/15 μs		
	%10	reserved		
%11	CCITT J.17			

**3.7.1.4. (D0:\$303) CRCErrorCount**

The counter will be increased by each CRC error in the MPEG bit stream. It will not be reset by losing the synchronization.

**3.7.1.5. (D0:\$304) NumberOfAncillaryBits**

This cell displays the number of valid ancillary bits stored beginning at D0:\$305.

**3.7.1.6. (D0:\$305...\$321) AncillaryData**

This memory field contains the ancillary data. It is organized in words 16 bit each. The last ancillary bit transmitted in a frame is placed at bit 0 in D0:\$305. The position of the first ancillary data bit is locatable via the content of NumberOfAncillaryBits.

An example: 17 bits ancillary data in a frame:

A possible 'read ancillary data' algorithm would read the NumberOfAncillaryBits and the complete ancillary data area using the telegram:

```
<$3a><$68><$31><$1e> (offset=4, n=30)
<$3a><$69><$3b><receive 30 16-bit words>
```

For reducing the I<sup>2</sup>C protocol transfer traffic, it may be useful to split up the 'read ancillary data' algorithm into a first part that reads NumberOfAncillaryBits and a second that reads only NumberOfAncillaryBits/16+1 words.

**Table 3–13: D0:\$305 AncillaryData bit assignment**

D0: \$305	15 MSB	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00 LSB
ancillary data	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	bit 7	bit 8	bit 9	bit 10	bit 11	bit 12	bit 13	bit 14	bit 15	bit 16

**Table 3–14: D0:\$306 AncillaryData bit assignment**

D0: \$306	15 MSB	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00 LSB
ancillary data	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	bit 0

**3.7.2. Configuration Memory**

The configuration memory allows the controller advanced configuration possibilities, e.g. changing set-ups for the crystal frequency or changing the digital format of the serial audio output data interface.

**Table 3–15:** Configuration memory area<sup>1)</sup>

Address	R/W	Name	Function	Default
D0:\$32d	r/w	PLLOffset48	PLL offset (if $f_s = 48, 24, 12, 32, 16,$ or 8 kHz), validate by 'run \$fcb' command	
D0:\$32e	r/w	PLLOffset44	PLL offset (if $f_s = 44.1, 22.05, 11.025$ kHz), validate by 'run \$fcb' command	
D0:\$32f	r/w	OutputConfig	Configuration of the I <sup>2</sup> S audio output interface validate by 'run \$fcb' command	
D1:\$7f8	r/w	LL	Left → Left Gain	\$80000
D1:\$7f9	r/w	LR	Left → Right Gain	0
D1:\$7fa	r/w	RL	Right → Left Gain	0
D1:\$7fb	r/w	RR	Right → Right Gain	\$80000

<sup>1)</sup> **Important note:** Writing into undocumented memory cells is always possible, but it is highly recommended not to do so. It may damage the function of the firmware and may even lead to a complete system crash of the decoder operation which can only be restored by a reset.

**3.7.2.1. PLLOffset48 and PLLOffset44**

With these memory cells it is possible to choose other frequencies than the standard *CLKI* frequencies. Please note:

- PLLOffset48 is valid for  $f_s = 48, 24, 12, 32, 16,$  or 8 kHz.
- PLLOffset44 is valid for  $f_s = 44.1, 22.05, 11.025$  kHz.

Table 2–7 shows the default values which will be set by the firmware according to the start-up configuration.

It is also possible to run the MAS 3507D with other clocks. For adjusting to this, the following procedure has to be done:

- Calculate the PLLOffsets according to:

$$f_{CLKI} = \frac{24.576 \cdot 8}{13 + PLLOffset48} = \frac{22.5792 \cdot 8}{13 + PLLOffset44}$$

with  $-0.74 < PLLOffset < 0.74$ . This corresponds to a frequency range of 14.31...14.73 MHz for the crystal, if both 44.1 kHz and 48 kHz based sample frequencies are used. The range is extended in an application with a fixed sampling frequency, as Table 2–8 shows.

- Write the PLLOffsets to the memory (PLLOffset48 D0:\$32d, PLLOffset44 D0:\$32e).
- Send a 'run \$fcb' command. With the jump to this address, the settings in the memory will be valid for the internal processing.

**Table 3–16:** D0:\$32d/\$32e PLLOffset48 and PLLOffset44

$f_{CLKI}$	PLLOffset48	PLLOffset44
14.725 MHz	0.351986	-0.732862
14.5792 MHz	0.473684	-0.621052

**Table 3–17:**  $f_{CLKI}$  for max./ min. PLLOffsets

PLLOffset	$f_{CLKI}$ for $f_s$ related to 48 kHz	$f_{CLKI}$ for $f_s$ related to 44.1 kHz
-0.74	16.0365 MHz	14.7336 MHz
0.74	14.309 MHz	13.1465 MHz



### 3.7.2.2. OutputConfig

The content of this memory cell depends on the start-up configuration and will be set by the firmware. Nevertheless, the audio output interface is configurable by the software to work in different 16 bit/sample modes and 32 bit/sample modes (see Section 3.2. on page 12). For adjusting to this, the following procedure has to be done:

- Choose the output mode (see Table 3–18).
- Write this value to the memory (D0:\$32f).
- Send a ‘run \$fcb’ command. With the jump to this address, the settings in the memory will become valid for the internal processing. This overrides all start-up settings

### 3.7.2.3. LL, LR, RL, RR


Please see (see Section 2.4.1. on page 7) for details.

**Table 3–18: :D0, \$32f OutputConfig**

Bits	Value	Comment
19...12		don't care
11	%0 %1	no delay additional delay of data related to word strobe
10...6		don't care
5	%0 %1	not invert invert outgoing word strobe-signal
4	%0 %1	32 bits/sample 16 bits/sample
3...0		don't care

4. Specifications

4.1. Outline Dimensions



SPGS7003-2/2E

**Fig. 4-1:**  
 44-Pin Plastic Leaded Chip Carrier Package  
**(PLCC44)**  
 Weight approx 2.5 g  
 Dimensions in mm



**Fig. 4-2:**  
 44-Pin Quad Flat Package, Thickness: 2 mm  
**(MQFP44)**

**Note:** Start pin and orientation of pin numbering is different for PLCC and MQFP packages!

#### 4.2. Pin Connections and Short Descriptions

NC not connected, leave vacant

LV If not used, leave vacant

X obligatory, pin must be connected as described in application information

VDD connect to positive supply

VSS connect to ground

Pin No.		Pin Name Test Alias in ()	Type	Connection (If not used)	Short Description
PTQFP 44-pin	PLCC 44-pin				
1	6	TE	IN	VSS	Test Enable
2	5	$\overline{\text{POR}}$	IN	VDD	Reset, Active Low
3	4	I2CC	IN	VDD	I <sup>2</sup> C Clock Line
4	3	I2CD	IN/OUT	VDD	I <sup>2</sup> C Data Line
5	2	VDD	SUPPLY	X	Positive Supply for Digital Parts
6	1	VSS	SUPPLY	X	Ground Supply for Digital Parts
7	44	DCEN	IN	VSS	Enable DC/DC Converter or Voltage Supervision
8	43	$\overline{\text{EOD}}$	OUT	LV	PIO End of DMA, Active Low
9	42	$\overline{\text{RTR}}$	OUT	LV	PIO Ready to Read, Active Low
10	41	$\overline{\text{RTW}}$	OUT	LV	PIO Ready to Write, Active Low
11	40	DCSG	SUPPLY	VSS	DC Converter Transistor Ground
12	39	DCSO	OUT	VSS	DC Converter Transistor Open Drain
13	38	VSENS	IN	VDD	Input for DC/DC converter feedback loop
14	37	PR	IN	X	PIO DMA Request or Read/ $\overline{\text{Write}}$
15	36	$\overline{\text{PCS}}$	IN	X	PIO Chip Select, Active Low
16	35	PI19	IN/OUT	LV	PIO Data [19] (Demand Pin in Multimedia mode)
17	34	PI18	IN/OUT	LV	PIO Data [18], reserved (MPEG header bit 11 – MPEG IDex)
18	33	PI17	IN/OUT	LV	PIO Data [17], reserved (MPEG header bit 12 – MPEG ID)
19	32	PI16	IN/OUT	LV	PIO Data[16] (SIC*) (alternative input for SIC)
20	31	PI15	IN/OUT	LV	PIO Data[15] (SII*) (alternative input for SII)
21	30	PI14	IN/OUT	LV	PIO Data [14] (SID*) (alternative input for SID)
22	29	PI13	IN/OUT	LV	PIO Data [13] (MPEG header bit 13 – Layer ID)
23	28	PI12	IN/OUT	LV	PIO Data [12] (MPEG header bit 14 – Layer ID)
24	27	SOD (PI11)	OUT	X	Serial Output Data

Pin No.		Pin Name Test Alias in ( )	Type	Connection (If not used)	Short Description
PTQFP 44-pin	PLCC 44-pin				
25	26	SOI (PI10)	OUT	X	Serial Output Frame Identification
26	25	SOC (PI9)	IN/OUT	X	Serial Output Clock
27	24	PI8	IN	X	Start-up: Clock output scaler on / off
			OUT		Operation: MPEG CRC error
28	23	XVDD	SUPPLY	X	Positive Supply of Output Buffers
29	22	XVSS	SUPPLY	X	Ground of Output Buffers
30	21	SID (PI7)	IN	X	Serial Input Data
31	20	SII (PI6)	IN	X	Serial Input Frame Identification
32	19	SIC (PI5)	IN	X	Serial Input Clock
33	18	PI4	IN	X	Start-up: Select CLKI frequency 14.725 / 14.592 MHz
			OUT		Operation: MPEG-Frame Sync
34	17	PI3	IN	X	Start-up: Enable Layer 3 / Disable Layer 3 decoding
			OUT		Operation: MPEG header bit 20 (Sampling Frequency)
35	16	PI2	IN	X	Start-up: Enable Layer 2 / Disable Layer 2 decoding
			OUT		Operation: MPEG header bit 21 (Sampling Frequency)
36	15	PI1	IN	X	Start-up: SDO: Select 32 bit mode / 16 bit I <sup>2</sup> S mode
			OUT		Operation: MPEG header bit 30 (Emphasis)
37	14	P0	IN	X	Start-up: Select Multimedia mode / Broadcast mode
			OUT		Operation: MPEG header bit 31 (Emphasis)
38	13	CLKO	OUT	LV	Clock Output for the DAC
39	12	PUP	OUT	LV	Power Up, Status of Voltage Supervision
40	11	WSEN	IN	X	Decoder Enable: Enable DSP operation
41	10	WRDY	OUT	LV	Decoder Operation Ready
42	9	AVDD	SUPPLY	VDD	Supply for Analog Circuits
43	8	CLKI	IN	X	Clock Input
44	7	AVSS	SUPPLY	VSS	Ground Supply for Analog Circuits

### 4.3. Pin Descriptions

#### 4.3.1. Power Supply Pins

Connection of all power supply pins is mandatory for the functioning of the MAS 3507D.

**VDD** **SUPPLY**  
**VSS** **SUPPLY**

The *VDD/VSS* pair is internally connected with all digital modules of the MAS 3507D.

**XVDD** **SUPPLY**  
**XVSS** **SUPPLY**

The *XVDD/XVSS* pins are internally connected with the pin output buffers.

**AVDD** **SUPPLY**  
**AVSS** **SUPPLY**

The *AVDD/AVSS* pair is connected internally with the analog blocks of the MAS 3507D, i.e. clock synthesizer and supply voltage supervision.

#### 4.3.2. DC/DC Converter Pins

**DCEN** **IN**

If the battery voltage is connected to *DCSO*, the *DCEN* input signal enables the DC/DC converter operation. If the *DCSO* pin is connected to ground, the *DCEN* signal only activates the voltage supervision circuit.

**DCSG** **SUPPLY**  
**DCSO** **OUT**

The DC converter Signal Ground pin is used as base-point for the internal switching transistor of the DC/DC converter. *DCSO* is an open drain output and should be connected with external circuitry (inductor/diode).

**VSNS** **IN**

The *VSNS* pin is the input for the DC/DC converter feedback loop. It must be connected directly with the Schottky diode and the capacitor as shown in Fig. 2–3.

#### 4.3.3. Control Lines

**I2CC** **IN/OUT**  
**I2CD** **IN/OUT**

Standard I<sup>2</sup>C control lines equal (SCC and SCD)

### 4.3.4. Parallel Interface Lines

#### 4.3.4.1. PIO Handshake Lines

PIO handshake lines are not used during start-up but in operation mode. Read out the status information and the demand mode work in  $\mu$ P-mode: set *PCS* = '0' and *PR* = '1'. Usage of DMA mode is planned for an input mode via PIO.

**$\overline{PCS}$**  **IN**

The PIO chip select must be set to '0' to activate the PIO in operation mode.

**PR** **IN**

The PIO *PR* must be set to '1' to validate data output from MAS 3507D.

**$\overline{RTR}$**  **OUT**

$\overline{RTR}$  is not supported by the firmware. For detailed information, please refer to the MASC software development kit.

**$\overline{RTW}$**  **OUT**

$\overline{RTW}$  is not supported by the firmware.

**$\overline{EOD}$**  **OUT**

End of DMA is not supported by the built-in firmware.

#### 4.3.4.2. PIO Data Lines

The function of the parallel interface is separated into two parts. During start-up, the PIO will read the start-up configuration (independent from the PIO handshake lines). This is done to define the environment for the MAS 3507D (see Section 3.4. for details).

After start-up, the PIO will be switched to  $\mu$ P-mode. With the *PR* = '1' and the  $\overline{PCS}$  = '0', the PIO-interface is defined as output and displays some status information of the MPEG decoder. The PIO can be connected to an external controller or to a display unit (e.g. LED). The internal MPEG decoder firmware attaches specific functions to the following pins:

**PI19** **DEMAND PIN** **OUT**

The MAS 3507D signals in demand mode with *PI19* = '1' that it requires new input data. Recommended input clock: 1 MHz.

**PI18** **MPEG-IDEX** **OUT**  
**PI17** **MPEG-ID** **OUT**

These pins mirror the according bits of the MPEG header (see Table 3–2 for details).

<b>PI16</b>	<b>(SIC*)</b>	<b>IN</b>
<b>PI15</b>	<b>(SII*)</b>	<b>IN</b>
<b>PI14</b>	<b>(SID*)</b>	<b>IN</b>

The *SIC\**, *SID\**, and *SII\** may be configured as alternative serial input lines in order to support alternative serial digital inputs.

<b>PI13</b>	<b>LAYER ID</b>	<b>OUT</b>
<b>PI12</b>	<b>LAYER ID</b>	<b>OUT</b>

These pins mirror the according bits of the MPEG header (see Table 3–2 for details).

<b>PI8</b>	<b>MPEG-CRC-ERROR</b>	<b>OUT</b>
------------	-----------------------	------------

The *MPEG-CRC-Error* pin is activated if no successful MPEG decoding is possible. The reason might be that the CRC-check of the MPEG Frame header has detected an error or that no valid bit stream is available. The error signal will stay active for the entire duration of one MPEG frame.

<b>PI4</b>	<b>MPEG-FRAME-SYNC</b>	<b>OUT</b>
------------	------------------------	------------

The *MPEG-Frame-Sync* signal indicates that a MPEG header has been decoded properly and the internal MPEG decoder is in a synched state. The *MPEG-Frame-Sync* signal is inactive after Power On Reset and will be activated if a valid MPEG Layer 2 or 3 header has been recognized. The signal will be cleared if the ancillary data information is read out by the controller via I<sup>2</sup>C interface.

<b>PI3</b>	<b>SAMPLING FREQUENCY</b>	<b>OUT</b>
<b>PI2</b>	<b>SAMPLING FREQUENCY</b>	<b>OUT</b>
<b>PI1</b>	<b>EMPHASIS</b>	<b>OUT</b>
<b>PI0</b>	<b>EMPHASIS</b>	<b>OUT</b>

These pins mirror the according bits of the MPEG header (see Table 3–2 for details).

#### 4.3.5. Voltage Supervision And Other Functions

<b>CLKI</b>	<b>IN</b>
-------------	-----------

This is the clock input of the MAS 3507D. *CLKI* should be a buffered output of a crystal oscillator. Supported clock frequencies are 14.725 and 14.592 MHz.

<b>CLKO</b>	<b>OUT</b>
-------------	------------

The *CLKO* is an oversampling clock that is synchronized to the digital audio data (*SOD*) and the frame identification (*SOI*).

<b>PUP</b>	<b>OUT</b>
------------	------------

The *PUP* output indicates that the power supply voltage exceeds its minimal level (software adjustable).

<b>WSEN</b>	<b>IN</b>
-------------	-----------

*WSEN* enables DSP operation.

<b>WRDY</b>	<b>OUT</b>
-------------	------------

*WRDY* has two functions depending on the state of the *WSEN* signal.

If *WSEN* = '0', it indicates that a valid clock has been recognized at the *CLKI* clock input.

If *WSEN* = '1', the *WRDY* output will be set to '0' until the internal clock synthesizer has locked to the incoming audio data stream, and thus, the *CLKO* clock output signal is valid.

#### 4.3.6. Serial Input Interface

<b>SID</b>	<b>IN</b>
<b>SII</b>	<b>IN</b>
<b>SIC</b>	<b>IN</b>

Data, Frame Indication, and Clock line of the serial input interface. The *SII* line should be connected with *VSS* in the standard mode.

#### 4.3.7. Serial Output Interface

<b>SOD</b>	<b>OUT</b>
<b>SOI</b>	<b>OUT</b>
<b>SOC</b>	<b>OUT</b>

Data, Frame Indication, and Clock line of the serial output interface. The *SOI* indicates whether the left or the right audio sample is transmitted. Besides the two modes (selected by the *PI1* during start-up), it is possible to reconfigure the interface.

#### 4.3.8. Miscellaneous

<b>POR</b>	<b>IN</b>
------------	-----------

The Power On Reset pin is used to reset the digital parts of the MAS 3507D. *POR* is a low active signal.

<b>TE</b>	<b>IN</b>
-----------	-----------

The *TE* pin is for production test only and must be connected with *VSS* in all applications.

4.3.9. Internal Pin Circuits




Fig. 4-3: Input pins  $\overline{PCS}$ ,  $PR$




Fig. 4-4: Input pin  $TE$




Fig. 4-5: Input pins  $DCEN$ ,  $WSEN$ ,  $\overline{POR}$




Fig. 4-6: Input pin  $CLKI$




Fig. 4-7: Input/Output pins  $PI0...PI4$ ,  $SIC$ ,  $SII$ ,  $SID$ ,  $PI8$ ,  $SOC$ ,  $SOI$ ,  $SOD$ ,  $PI12...PI19$




Fig. 4-8: Input/Output pins  $I2CC$ ,  $I2CD$




Fig. 4-9: Input/Output pins  $DCSO$ ,  $DCSG$




Fig. 4-10: Output pins  $WRDY$ ,  $\overline{RTW}$ ,  $\overline{EOD}$ ,  $\overline{RTR}$ ,  $CLKO$ ,  $PUP$




Fig. 4-11: Input pin  $VSENS$

4.3.10. Interface Timing




Fig. 4-12: Serial input




Fig. 4-13: Serial output







Fig. 4-14: PIO in controller mode

Table 4-1: Timing parameters of SDI, SDO, and PIO

Symbol	Parameter	Pin Name	Min.	Typ.	Max.	Unit	Test Conditions
$t_{SICLK}$	SDI-Timing	SOC	120			ns	
$t_{SIIDS}$	SDI-Timing	SOI	30		$t_{SOCLK} / 2$	ns	
$t_{SIIDH}$	SDI-Timing	SOD	30		$t_{SOCLK} / 2$	ns	
$t_{SOCLK}$	SDO-Timing	SOC	120			ns	
$t_{SOISS}$	SDO-Timing	SOI	10		$t_{SOCLK} / 2$	ns	
$t_{SOODC}$	SDO-Timing	SOD	10		$t_{SOCLK} / 2$	ns	
$t_{Pir}$	PIO-Timing	$\overline{RTR}$ ,	0		no limit	ns	
$t_{Piw}$	PIO-Timing	$\overline{RTW}$ ,	0		no limit	ns	
$t_{Pic}$	PIO-Timing	PR,	50		no limit	ns	
$t_{Pip}$	PIO-Timing	$\overline{PCS}$ ,	0		no limit	ns	
$t_{Piset}$	PIO-Timing	PI19...	20		no limit	ns	$C_L = 50$ pF max.
$t_{Pihold}$	PIO-Timing	PI12	20		no limit	ns	$C_L = 5$ pF min.
$t_{Pie}$	PIO-Timing	$\overline{EOD}$				ns	



**Fig. 4–15:** Demand mode

$T_{sdstart}$  refers to the maximal response time for a serial data source to start data transmission with respect to the rising edge of the demand signal at the pin PI4.

$T_{sdstop}$  refers to the maximal response time for a serial data source to stop data transmission with respect to the falling edge of the demand signal at the pin PI4.

**Table 4–2:** Timing parameters of the demand mode

Symbol	Parameter	Pin Name	Min.	Typ.	Max.	Unit	Test Conditions
$T_{sdstart}$	Reaction time for data source	PI4	3.1		5.7	ms	$f_s = 48$ kHz, 320...64 kbit/s
$T_{sdstart}$	Reaction time for data source		4.2		9.2	ms	$f_s = 24$ kHz, 320...32 kbit/s
$T_{sdstar}$	Reaction time for data source		23.1		25.6	ms	$f_s = 12$ kHz, 64...16 kbit/s
$T_{sdstar}$	Reaction time for data source		34.8		38.4	ms	$f_s = 8$ kHz, 64...8 kbit/s
$T_{sdstop}$	Reaction time for data source					1.3	ms

#### 4.4. Electrical Characteristics

##### 4.4.1. Absolute Maximum Ratings

Symbol	Parameter	Pin Name	Min.	Max.	Unit
T <sub>A</sub>	Ambient Operating Temperature		-20	85	°C
T <sub>S</sub>	Storage Temperature		-40	125	
P <sub>TOT</sub>	Power Dissipation			800	mW
	Digital Supply Voltage			5.5	V
	Input Voltage, all Digital Inputs		-0.3	V <sub>sup</sub> +0.3	V
Out	Current, all Digital Outputs except DCSO			0.5	A
Out	Current	DCSO		1.5	A
	Output Load			300	pF

Stresses beyond those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the “Recommended Operating Conditions/Characteristics” of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

##### 4.4.2. Recommended Operating Conditions

Symbol	Parameter	Pin Name	Min.	Typ.	Max.	Unit
T <sub>A</sub>	Ambient Temperature Range		-20		85	°C
T <sub>S</sub>	Storage Temperature		-40		125	°C
	Digital Supply Voltage		2.7	3.0	3.6	V
Reference Frequency Generation						
	Clock Frequency	CLKI		14.725		MHz
	Clock Input Voltage		0		V <sub>DD</sub>	V
	Clock Amplitude		0.5			V
Serial Input Interface						
	Input Frequency	SIC, SIC*			1.000	MHz
I <sup>2</sup> C-Bus Recommendations						
	I <sup>2</sup> C Clock Frequency	I2CC			400	kHz

Symbol	Parameter	Pin Name	Min.	Typ.	Max.	Unit
I <sub>IL27</sub>	Input Low Voltage @ V <sub>DD</sub> = 2.7 V ... 3.6 V	POR I2CC, I2CD, DCEN, WSEN			0.5	V
I <sub>IH36</sub>	Input High Voltage @ V <sub>DD</sub> = 2.7 V ... 3.6 V		1.8			V
I <sub>IH33</sub>	Input High Voltage @ V <sub>DD</sub> = 2.7 V ... 3.3 V		1.7			V
I <sub>IH30</sub>	Input High Voltage @ V <sub>DD</sub> = 2.7 V ... 3.0 V		1.6			V
I <sub>ILD</sub>	Input Low Voltage	PI<i>,</i> SII, SIC, SID, PR, PCS, TE,			0.5	V
I <sub>IHD</sub>	Input High Voltage		V <sub>DD</sub> - 0.5			
	Output High Voltage	PI<i>,</i> SOI, SOC, SOD, EOD, RTR, RTW, WRDY, PUP, CLKO	V <sub>DD</sub> - 0.3			V
	Output Low Voltage				0.3	V

#### 4.4.3. Characteristics

at T<sub>A</sub> = 0 to 65 °C, V<sub>DD</sub> = 3.0 V, f<sub>Crystal</sub> = 14.725 MHz

Symbol	Parameter	Pin Name	Min.	Typ.	Max.	Unit	Test Conditions
Digital Supply Voltage							
	Current Consumption	VDD		55		mA	3 V, sampling frequency ≥ 32 kHz
	Current Consumption	VDD		30		mA	3V, sampling frequency ≤ 24 kHz
I <sup>2</sup> C Bus							
R <sub>on</sub>	Output Resistance	I2CC, I2CD			60	W	I <sub>load</sub> = 5 mA, V <sub>DD</sub> = 2.7 V
I <sup>2</sup> S Bus (Decoded Audio Out)							
		SOD, SOI, SOC			3.072	MHz	48 kHz/s Stereo 32 bit/s

## 4.4.4. Firmware Characteristics

Symbol	Parameter	Pin Name	Min.	Typ.	Max.	Unit	Test Conditions
Synchronization Times							
$t_{bc\text{sync}}$	Synchronization on Broadcast Channel			216	432	ms	
$t_{mpg\text{sync}}$	Synchronization on MPEG Bit Streams			12...36	72	ms	$f_s = 32 \text{ kHz}$ , MPEG 2.5

## 4.4.5. DC/DC Converter Characteristics

Table 4-3: DC-DC Up-converter Characteristics @ 25 °C,  $f_{sw} = 230 \text{ kHz}$ 

Symbol	Parameter	Pin Name	Min.	Typ.	Max.	Unit	Test Conditions
$V_{IN}$	Minimum Start-Up Input Voltage	-		1.4	1.6	V	$I_{LOAD} = 0 \text{ mA}$ PUPLIM = 010 (Reset)
$V_{IN}$	Minimum Operating Voltage	-		1.4	1.8	V	$I_{LOAD} = 250 \text{ mA}$ , PUPLIM = 010 (Reset)
$V_{OUT}$	Output Voltage		2.85	3.0	3.15	V	$V_{IN} = 1.8...3.0 \text{ V}$ , $I_{LOAD} = 0...250 \text{ mA}$ , PUPLIM = 010 (Reset)
$I_{LOAD}$	Output Current	-			250	mA	
$dV_{OUT}/dV_{IN}/V_{OUT}$	Line Regulation			1.4		%/V	$V_{IN} = 1.8...3.0 \text{ V}$ , $I_{LOAD} = 200 \text{ mA}$
$dV_{OUT}/dI_{LOAD}/V_{OUT}$	Load Regulation			14		ppm/ mA	$V_{IN} = 2.4 \text{ V}$ , $I_{LOAD} = 0...250 \text{ mA}$ , $f_{SWITCH} = 230 \text{ kHz}$
$dV_{OUT}/dI_{LOAD}/V_{OUT}$	Load Regulation			30	tbd	ppm/ mA	$V_{IN} = 2.4 \text{ V}$ , $I_{LOAD} = 0...250 \text{ mA}$ , $f_{SWITCH} = 165 \text{ kHz}$
$\eta_{max}$	Maximum Efficiency	-		90		%	
$I_{SUPPLY}$	Supply Current			2	5	mA	$V_{IN} = 3.0 \text{ V}$ , $I_{LOAD} = 0$ , includ. switch current
$I_{PUP}$	PUP Supply Current (only voltage monitor)			0.31	tbd	mA	DCEN = 1, DCSSO = 0, $V_{IN} = 3.0 \text{ V}$
$I_{L,MAX}$	Inductor Current Limit	-		900	1400	mA	
$R_{ON}$	Switch On-Resistance	DCSSO, DCSSG		0.2	0.4	W	$T_j = 25 \text{ °C}$
$I_{LEAK}$	Switch Leakage Current	DCSSO, DCSSG		0.1	1	$\mu\text{A}$	$T_j = 25 \text{ °C}$
$f_{SWITCH}$	Switching Frequency	-	156	230	230	kHz	Depending on DCCF
$t_{START}$	Start Up Time to PUP-Enable	-		0.7	tbd	ms	$V_{IN} = 1.8 \text{ V}$ , $I_{LOAD} = 0 \text{ mA}$ , PUPLIM = 010 (Reset)

All measurements are made with a VAC 616/103 20  $\mu$ H, 5 m $\Omega$  ferrite ring-core coil, Zetec ZMCS1000 Schottky diode, and Sanyo/Oscon 6SA330M 330  $\mu$ F, 25 m $\Omega$  ESR capacitors at input and output (see Fig. 4-16).

Typical measurement conditions, unless otherwise noted, are at ambient temperature (25  $^{\circ}$ C) and reset value of the DCCF Register ( $f_{sw} = 230$  kHz).






Fig. 4-16: External circuitry for the DC/DC converter

4.4.6. Typical Performance Characteristics


**Load Transient Response**  
Output Current step: 100 - 200 mA




**Line Transient Response**  
Input Voltage Step: 1.8 - 2.8 V




**Load Regulation**




**Line Regulation**




**Switching Waveforms**  
Discontinuous Conduction




**Switching Waveforms**  
Continuous Conduction




Efficiency vs. Output Current




Peak Inductor Current and Maximum Output Current vs. Supply Voltage




Efficiency vs. Output Current



$V_{OUT}$  and  $V_{PUP}$  vs.  $P_{UPLIM}$



No-Load Supply Current vs. Supply Voltage











## 5. Data Sheet History

1. Preliminary data sheet: "MAS 3507D MPEG 1/2 Layer 2/3 Audio Decoder", Feb. 25, 1998, 6251-459-1PD. First release of the preliminary data sheet.

MICRONAS INTERMETALL GmbH  
Hans-Bunte-Strasse 19  
D-79108 Freiburg (Germany)  
P.O. Box 840  
D-79008 Freiburg (Germany)  
Tel. +49-761-517-0  
Fax +49-761-517-2174  
E-mail: [docservice@intermetall.de](mailto:docservice@intermetall.de)  
Internet: <http://www.intermetall.de>

Printed in Germany  
Order No. 6251-459-1PD

All information and data contained in this data sheet is without any commitment, is not to be considered as an offer for conclusion of a contract nor shall it be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery dates are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, MICRONAS INTERMETALL GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use. Reprinting is generally permitted, indicating the source. However, our prior consent must be obtained in all cases.