

# CMAXIAV +3.3V, 2.5Gbps Low-Power Limiting Amplifiers 

## General Description

The MAX3272/MAX3272A 2.5Gbps limiting amplifiers accept a wide range of input voltages and provide a constant-level output voltage with controlled edge speeds. Additional features include power detectors with programmable loss-of-signal (LOS) indication, an optional squelch function that mutes the data output signal when the input voltage falls below a programmable threshold, and an output polarity selector. These parts exhibit excellent jitter performance and have low power dissipation.

The MAX3272/MAX3272A feature current-mode logic (CML) data outputs that are tolerant of inductive connectors, and are available in a $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN package or in die form (MAX3272 only). Along with the MAX3271, the MAX3272/MAX3272A are ideal for lowpower, compact optical receivers.

Applications
Gigabit Ethernet Optical Receivers
Fibre Channel Optical Receivers
System Interconnects
2.5Gbps Optical Receivers

SONET/SDH Receivers

Features

- Single +3.3V Power Supply
- 33mA Supply Current
- 5ps Deterministic Jitter
- 90ps Edge Speed
- Output Squelch Function
- Programmable Loss-of-Signal Function
- CML Output Interface
- 20-Pin 4mm $\times 4 \mathrm{~mm}$ QFN Package
- Selectable Output Polarity

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX3272EGP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 QFN |
| MAX3272E/D | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Dice ${ }^{\star}$ |
| MAX3272AEGP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 QFN |

*Dice are designed and guaranteed to operate from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, but are tested only at $T_{A}=+25^{\circ} \mathrm{C}$.

Pin Configuration appears at end of data sheet.

Typical Operating Circuit


## +3.3V, 2.5Gbps Low-Power <br> Limiting Amplifiers

## ABSOLUTE MAXIMUM RATINGS

Power-Supply Voltage (VCC).................................-0.5V to +6.0 V <br>Voltage at SQUELCH, CAZ1, CAZ2,<br>TH, CLOS<br>$\qquad$<br>$\qquad$ -0.5 V to $(\mathrm{V} \mathrm{CC}+0.5 \mathrm{~V})$ Voltage at LOS, $\overline{\mathrm{LOS}}$ . -0.5 V to +6.0 V<br>Voltage at LEVEL . -0.5 V to +2.0 V<br>Voltage at OUTPOL .-0.5V to +6.0 V<br>Current into LOS, $\overline{\text { LOS }}$ -1 mA to +9 mA<br>Differential Input Voltage (IN+ - IN-). .2.5VP-P<br>Continuous Current at $\mathrm{IN}+$, IN -<br>$\qquad$ . 50 mA

Continuous Current at

| CML Outputs (OUT+, OUT-) | -25 mA to +25 mA |
| :---: | :---: |
| Continuous Power Dissipation .................................. 1600 mW |  |
|  |  |
| Range (TSTG)... | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Junction Temperature |  |
| Range ( $\mathrm{T}^{\text {J }}$ ) | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Die Attach Temperature | + $400^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $\ldots+300^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V} C \mathrm{CC}=+3.0 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{V}_{\mathrm{C}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL |  | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | Icc | (Note 2) |  |  | 33 | 44 | mA |
| Input Data Rate |  |  |  |  | 2.5 |  | Gbps |
| Input Voltage Range | VIN | Differential |  | 15 |  | 1200 | mVP-P |
| Output Deterministic Jitter |  | (Notes 3, 4, 5) |  |  | 5 | 27 | psp-p |
| Random Jitter |  | (Notes 4, 6) |  |  | 3 |  | pSRMS |
| Data Output Edge Speed (20\% to 80\%) |  | (Notes 3, 4) | $15 \mathrm{mV} \mathrm{V}_{\text {P-P }}<\mathrm{V}_{\text {IN }} \leq 30 \mathrm{mV} \mathrm{P}_{\text {P-P }}$ |  | 90 | 130 | ps |
|  |  |  | 30 mV P-P $\leq \mathrm{V}_{\text {IN }} \leq 1200 \mathrm{mV} \mathrm{P}_{\text {- }}$ |  | 90 | 115 |  |
| Differential Input Resistance | RIN | $\mathrm{IN}+$ to IN - |  | 95 | 100 | 105 | $\Omega$ |
| Input-Referred Noise |  |  |  |  | 220 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| CML Output Voltage | Vout | LEVEL open, RLOAD $=50 \Omega$ |  | 550 | 750 | 1200 | $\mathrm{mV} \mathrm{P}_{-\mathrm{P}}$ |
| Output Signal when Squelched |  | Outputs AC-coupled |  |  | 2.2 |  | $m V_{P-P}$ |
| Power-Supply Noise Rejection | PSNR | $\mathrm{f} \leq 2 \mathrm{MHz}$ (Note 7) |  |  | 30 |  | dB |
| Low Frequency Cutoff | foc | $\mathrm{C}_{\text {AZ }}=$ open |  |  | 0.9 |  | MHz |
|  |  | $C_{A Z}=0.1 \mu \mathrm{~F}$ |  |  | 1.5 |  | kHz |
| Output Resistance | Rout | Single ended to $\mathrm{V}_{\mathrm{CC}}$ |  | 42.5 | 50 | 57.5 | $\Omega$ |
| Single-Ended Output Return Loss |  | $\leq 2.5 \mathrm{GHz}$ |  |  | 10 |  | dB |
|  |  | 2.5 GHz to 4.0 GHz |  |  | 9 |  |  |
| Differential Input Return Loss |  | 4.0 GHz |  |  | 10 |  | dB |
| OUTPOL Input Limits | VIL |  |  |  |  | 0.8 | V |
|  | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.4 |  |  |  |
| LOS Hysteresis |  | (Notes 3, 4, 8) |  | 2 | 3.3 |  | dB |
| LOS Assert/Deassert Time |  | CCLOS $=$ open (Notes 3, 9, 10) |  |  | 1 |  | $\mu \mathrm{s}$ |
|  |  | CCLOS $=0.01 \mu \mathrm{~F}$ (Notes 3, 9, 10) |  | 2.3 | 50 | 100 |  |
| Low LOS Assert Level |  | $\mathrm{R}_{\text {TH }}=20 \mathrm{k} \Omega$ (Notes 3, 10) |  | 4.5 | 6.5 |  | mVP-P |
| Low LOS Deassert Level |  | RTH $=20 \mathrm{k} \Omega$ (Notes 3, 10) |  |  | 9.5 | 12.7 | mVP-P |
| Medium LOS Assert Level |  | RTH $=1 \mathrm{k} \Omega$ ( Notes 3, 10) |  | 7.8 | 12.9 |  | mVP-P |
| Medium LOS Deassert Level |  | $\mathrm{R}_{\text {TH }}=1 \mathrm{k} \Omega$ ( Notes 3, 10) |  |  | 17.4 | 22.4 | $\mathrm{mV} \mathrm{P}_{-\mathrm{P}}$ |
| High LOS Assert Level |  | RTH $=80 \Omega$ (Notes 3, 10) |  | 24.3 | 48 |  | $m V_{P-P}$ |

# +3.3V, 2.5Gbps Low-Power Limiting Amplifiers 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High LOS Deassert Level |  | $\mathrm{R}_{\text {TH }}=80 \Omega$ (Notes 3, 10) |  | 73 | 124.7 | $m V_{P-P}$ |
| LOS Output High Voltage |  | Sinking 30رA | 2.4 |  |  | V |
| LOS Output Low Voltage |  | Sourcing 1.2mA |  |  | 0.4 | V |
| Squelch Input Current |  |  |  |  | 400 | $\mu \mathrm{A}$ |

Note 1: Dice are designed and guaranteed from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ but are tested only at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 2: Supply current measurement excludes the current of the CML output stage (16mA typical). See Figure 1, Power-Supply Current Measurement.
Note 3: Guaranteed by design and characterization
Note 4: Input edge speed is controlled using 4-pole, lowpass Bessel filters with bandwidth approximately $75 \%$ of the maximum data rate.
Note 5: Deterministic jitter is measured with a K28.5 pattern (0011 1110101100000101 ). Deterministic jitter is the peak-to-peak deviation from ideal time crossings, measured at the zero-level crossings of the differential output per ANSI X3.230, Annex A.
Note 6: Random jitter is measured with the minimum input signal. For Fibre Channel and Gigabit Ethernet applications, the peak-to-peak random jitter is 14.1 times the RMS random jitter
Note 7: Power-supply noise rejection (PSNR) is calculated by the equation PSNR $=20 \log \left(\Delta V_{C C} /\left(\Delta V_{\text {OUT }}\right)\right)$, where $\Delta V_{\text {OUT }}$ is the change in differential output voltage due to the power-supply noise, $\Delta \mathrm{V}$ cc. See Power-Supply Noise Rejection vs. Frequency in the Typical Operating Characteristics.
Note 8: Hysteresis is defined as: $20 \times \log (V \operatorname{LOS}$-DEASSERT/VLOS-ASSERT).
Note 9: Response time to a 10 dB change in input power. For the specification guaranteed, the power is assumed to switch back and forth between two levels (separated by 10dB and equidistant from assert and deassert levels) outside of the two hysteresis thresholds.
Note 10: All power-detect AC parameters are guaranteed with a $2^{23}-1$ PRBS, 2.5 Gbps input, with the longest possible run of 80 CID .

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


## +3.3V, 2.5Gbps Low-Power Limiting Amplifiers

___Typical Operating Characteristics (continued)
$\left(\mathrm{VCC}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


POWER-SUPPLY NOISE REJECTION
vs. FREQUENCY


OUTPUT RETURN LOSS vs. FREQUENCY


# +3.3V, 2.5Gbps Low-Power Limiting Amplifiers 

## Typical Operating Characteristics (continued)

( $\mathrm{VCC}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


LOS ASSERT AND DEASSERT LEVELS
vs. DATA RATE


Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1, 4, 17 | GND | Supply Ground |
| 2 | $\mathrm{N}+$ | Noninverted Input Signal |
| 3 | IN- | Inverted Input Signal |
| 5 | TH | Loss-of-Signal Threshold Pin. Resistor to ground sets the LOS threshold. |
| $6,12,15,20$ | VCC | Power Supply |
| 7 | CLOS | LOS Time-Constant Capacitor Connection. For SONET applications, CCLOS $=0.01 \mu \mathrm{~F}$ is recommended. |
| 8 | SQUELCH | Squelch Input. The squelch function is disabled when SQUELCH is not connected or set to TTL low level. When SQUELCH is set to TTL high level and LOS is asserted, the data outputs (OUT+, OUT-) are forced to static levels. |
| 9 | LOS | Noninverted Loss-of-Signal Output. LOS is asserted TTL high when the signal drops below the assert threshold set by the TH input. The MAX3272 does not have ESD protection on this pin. The MAX3272A has ESD protection on this pin. |
| 10 | $\overline{\text { LOS }}$ | Inverted Loss-of-Signal Output. LOS is asserted TTL low when the signal drops below the assert threshold set by the TH input. The MAX3272 does not have ESD protection on this pin. The MAX3272A has ESD protection on this pin. |
| 11 | LEVEL | Output Current Level. When this pin is not connected, the CML output current is approximately 16 mA . When this pin is connected to ground, the output current increases to about 20 mA . |
| 13 | OUT- | Inverted Data Output |
| 14 | OUT+ | Noninverted Data Output |
| 16 | OUTPOL | Output Polarity Control Input. Connect to GND for an inversion of polarity through the limiting amplifier and connect to $\mathrm{V}_{\mathrm{Cc}}$ for normal operation. |
| 18 | CAZ2 | Offset-Correction-Loop Capacitor Connection. A capacitor connected between this pin and CAZ1 extends the time constant of the offset correction loop. Typical value of $\mathrm{C}_{A Z}$ is $0.1 \mu \mathrm{~F}$. |
| 19 | CAZ1 | Offset-Correction-Loop Capacitor Connection. A capacitor connected between this pin and CAZ2 extends the time constant of the offset correction loop. Typical value of $\mathrm{C}_{A Z}$ is $0.1 \mu \mathrm{~F}$. |
| EP | $\begin{gathered} \text { EXPOSED } \\ \text { PAD } \end{gathered}$ | Connect the exposed paddle to board ground for optimal electrical and thermal performance. |

## +3.3V, 2.5Gbps Low-Power Limiting Amplifiers



Figure 1. Power-Supply Current Measurement

## Detailed Description

Figure 2 is a functional diagram of the MAX3272/ MAX3272A, comprising a CML input buffer, power detector and loss-of- signal indicators, gain stage, offsetcorrection loop, and CML output buffer.

## CML Input Buffer

The input buffer (Figure 3) provides $100 \Omega$ input impedance between $I N+$ and $I N$-. DC-coupling the inputs is not recommended; this prevents the DC offset-correction circuitry from functioning properly.

## Power Detect and <br> Loss-of-Signal Indicator

The MAX3272/MAX3272A are equipped with loss-of-signal (LOS) circuitry that indicates when the input signal is below a programmable threshold, set by resistor RTH at the TH pin (see Typical Operating Characteristics for appropriate resistor selection). An averaging peakpower detector compares the input signal amplitude with this threshold and feeds the signal-detect information to the LOS outputs, which are internally terminated to $8 \mathrm{k} \Omega$ (Figure 4).


Figure 2. Functional Diagram

# +3.3V, 2.5Gbps Low-Power Limiting Amplifiers 

Interface Schematics


Figure 3. Input Circuit
Two control voltages VASSERT, and VDEASSERT, define the LOS assert and deassert levels. To prevent LOS chatter in the region of the programmed threshold, approximately 3.3 dB of hysteresis is built into the LOS assert/deassert function. Once asserted, LOS is not deasserted until the input amplitude rises to the required level (VDEASSERT).

## Gain Stage

The high-bandwidth gain stage provides approximately 42 dB of gain.

Offset-Correction Loop
Due to the high gain of the amplifier, the MAX3272/ MAX3272A are susceptible to DC offsets in the signal path. In communications systems using NRZ data with a $50 \%$ duty cycle, pulse-width distortion present in the signal or generated by the transimpedance amplifier appears as input offset and is removed by the offsetcancellation loop. An external capacitor is required between CAZ1 and CAZ2 to decouple the offset-cancellation loop and determine the lower 3dB frequency of the signal path.


Figure 4a. LOS Output Circuit for MAX3272


Figure 4b. LOS Output Circuit for MAX3272A

## CML Output Buffer

The MAX3272/MAX3272A CML output circuit (Figure 5) provides high tolerance to impedance mismatches and inductive connectors. The output current can be set to two levels using the LEVEL pin. When LEVEL is unconnected, the output current is approximately 16 mA . Connecting LEVEL to ground sets the output current to approximately 20 mA . The squelch function is enabled when the SQUELCH pin is set to a TTL high. This function holds OUT+ and OUT- to a static level whenever the input signal amplitude drops below the loss-of-signal threshold. This circuit is also equipped with a polarity selector, programmed by the OUTPOL pin. When

# +3.3V, 2.5Gbps Low-Power Limiting Amplifiers 



Figure 5. CML Output Circuit
this pin is connected to $\mathrm{V}_{\mathrm{Cc}}$, no inversion will occur. When connected to ground, the output signal will be inverted.

## Design Procedure

Program the LOS Assert Threshold External resistor RTH programs the loss-of-signal threshold. See the LOS Threshold vs. RTH graph in the the Typical Operating Characteristics section to select the appropriate resistor.

Select the Coupling Capacitors
When AC-coupling, input and output coupling capacitors (CIN and COUT) should be selected to minimize the receiver's deterministic jitter. Jitter is decreased as the input low-frequency cutoff ( f I N ) is decreased:

$$
\mathrm{fiN}=1 /[2 \pi(50)(\mathrm{CIN})]
$$

For ATM/SONET or other applications using scrambled NRZ data, select (CIN, Cout) $\geq 0.1 \mu \mathrm{~F}$, which provides $\mathrm{fin}<32 \mathrm{kHz}$. For Fibre Channel, Gigabit Ethernet, or other applications using 8B/10B data coding, select (Cin, Cout $) \geq 0.01 \mu \mathrm{~F}$, which provides $\mathrm{fin}<320 \mathrm{kHz}$. Refer to application note HFAN-1.1: Choosing ACCoupling Capacitors.

## Select the Offset-Correction

 CapacitorThe capacitor between CAZ1 and CAZ2 determines the time constant of the signal path DC offset-cancellation loop. To maintain stability, it is important to keep a onedecade separation between fin and the low-frequency cutoff (foc) associated with the DC offset-cancellation circuit. For ATM/SONET or other applications using scrambled NRZ data, fiN $<32 \mathrm{kHz}$, so focmax < 3.2 kHz . Therefore, $\mathrm{C}_{A Z}=0.1 \mu \mathrm{~F}(\mathrm{foC}=2 \mathrm{kHz}$ ). For Fibre Channel or Gigabit Ethernet applications, leave pins CAZ1 and CAZ2 open.

Program the LOS Time Constant External capacitor Cclos programs the LOS assert and deassert times. When inputting data with many consecutive identical digits (CIDs), a longer time constant may be advantageous, so LOS does not flag incorrectly. In this case, connect the CLOS pin to a $0.01 \mu \mathrm{~F}$ capacitor to set the assert time in the range of $2 \mu \mathrm{~s}$ to $100 \mu \mathrm{~s}$. For scrambled data where the mark density is kept at $50 \%$, a shorter time constant may be desirable. Leave the CLOS pin open for a shorter time constant of about $1 \mu \mathrm{~s}$.

## Applications Information

## Optical Hysteresis

 In an optical receiver, the electrical power change at the limiting amplifier is 2 times the optical power change.As an example, if a receiver's optical input power ( x ) increases by a factor of two, and the preamplifier is linear, then the voltage input to the limiting amplifier also increases by a factor of two.
The optical power change is $10 \log (2 x / x)=10 \log (2)=$ +3 dB .
At the limiting amplifier, the electrical power change is:

$$
10 \log \frac{\left(2 V_{\mathbb{N}}\right)^{2} / R_{\mathbb{N}}}{V_{\mathbb{N}}{ }^{2} / R_{\mathbb{I}}}=10 \log \left(2^{2}\right)=20 \log (2)=+6 \mathrm{~dB}
$$

The MAX3272 typical voltage hysteresis is 3.3 dB . This provides an optical hysteresis of 1.65 dB .

## Wire Bonding Die

For high-current density and reliable operation, the MAX3272 uses gold metallization. Make connections to the dice with gold wire only, and use ball-bonding techniques (wedge bonding is not recommended). Die pad dimensions are 94.4 microns by 94.4 microns. Die thickness is 15 mils ( 0.375 mm ).

# +3.3V, 2.5Gbps Low-Power Limiting Amplifiers 

Pin Configuration


Pad Coordinates

| PAD | NAME | COORDINATES $(\boldsymbol{\mu m})$ |
| :---: | :---: | :---: |
| 1 | GND | 47,836 |
| 2 | IN + | 47,603 |
| 3 | IN- | 47,425 |
| 4 | GND | 47,237 |
| 5 | TH | 47,47 |
| 6 | VCC | $255,-154$ |
| 7 | CLOS | $436,-154$ |
| 8 | SQUELCH | $645,-154$ |
| 9 | LOS | $850,-154$ |
| 10 | $\overline{\text { LOS }}$ | $1063,-154$ |
| 11 | LEVEL | 1331,37 |
| 12 | VCC | 1331,212 |
| 13 | OUT- | 1331,421 |
| 14 | OUT + | 1331,573 |


| 15 | VCC | 1331,780 |
| :---: | :---: | :---: |
| 16 | OUTPOL | 1119,1042 |
| 17 | GND | 957,1042 |
| 18 | CAZ2 | 773,1042 |
| 19 | CAZ1 | 583,1042 |
| 20 | N.C. | 422,1042 |
| 21 | VCC | 268,1042 |

Coordinates are for the center of the pad.
Coordinate 0,0 is the lower left corner of the passivation opening for pad 5 .

## +3.3V, 2.5Gbps Low-Power Limiting Amplifiers



TRANSISTOR COUNT: 726
PROCESS: SiGe Bipolar
SUBSTRATE: Insulator, Connect to GND
DIE SIZE: $1.68 \mathrm{~mm} \times 1.57 \mathrm{~mm}$
DIE THICKNESS: 15 mils

## +3.3V, 2.5Gbps Low-Power <br> Limiting Amplifiers

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


## +3.3V, 2.5Gbps Low-Power Limiting Amplifiers

Package Information (continued)
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

| COMMON DIMENSIONS |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG | 12L 4×4 |  |  | 16L 4×4 |  |  | 20L $4 \times 4$ |  |  | 24L 4x4 |  |  |
| SYMBOL | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| A | 0.80 | 0.90 | 1.00 | 0.80 | 0.90 | 1.00 | 0.80 | 0.90 | 1.00 | 0.80 | 0.90 | 1.00 |
| A1 | 0.00 | 0.01 | 0.05 | 0.00 | 0.01 | 0.05 | 0.00 | 0.01 | 0.05 | 0.00 | 0.01 | 0.05 |
| A2 | 0.00 | 0.65 | 0.80 | 0.00 | 0.65 | 0.80 | 0.00 | 0.65 | 0.80 | 0.00 | 0.65 | 0.80 |
| A3 | 0.20 REF |  |  | 0.20 REF |  |  | 0.20 REF |  |  | 0.20 REF |  |  |
| b | 0.28 | 0.33 | 0.40 | 0.23 | 0.28 | 0.35 | 0.18 | 0.23 | 0.30 | 0.18 | 0.23 | 0.30 |
| D | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 |
| D1 | 3.75 BSC |  |  | 3.75 BSC |  |  | 3.75 BSC |  |  | 3.75 BSC |  |  |
| E | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 | 3.90 | 4.00 | 4.10 |
| E1 | 3.75 BSC |  |  | 3.75 BSC |  |  | 3.75 BSC |  |  | 3.75 BSC |  |  |
| e | 0.80 BSC |  |  | 0.65 BSC |  |  | 0.50 BSC |  |  | 0.50 BSC |  |  |
| k | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | - |
| L | 0.50 | 0.60 | 0.75 | 0.50 | 0.60 | 0.75 | 0.50 | 0.60 | 0.75 | 0.30 | 0.40 | 0.55 |
| N | 12 |  |  | 16 |  |  | 20 |  |  | 24 |  |  |
| ND | 3 |  |  | 4 |  |  | 5 |  |  | 6 |  |  |
| NE | 3 |  |  | 4 |  |  | 5 |  |  | 6 |  |  |
| P | 0.00 | 0.42 | 0.60 | 0.00 | 0.42 | 0.60 | 0.00 | 0.42 | 0.60 | 0.00 | 0.42 | 0.60 |
| $\theta$ | $0{ }^{\circ}$ | - | $12^{\circ}$ | $0{ }^{\circ}$ | - | $12^{\circ}$ | $0{ }^{\circ}$ | - | 12* | $0 \cdot$ | - | $12^{\circ}$ |


| EXPDSED PAD VARIATIDNS |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PKG. <br> CIDES | D2 |  |  | E2 |  |  |
|  | MIN. | NDM. | MAX. | MIN. | NDM. | MAX. |
| G1244-2 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| G1644-1 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| G2044-3 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| G2044-4 | 1.55 | 1.70 | 1.85 | 1.55 | 1.70 | 1.85 |
| G2444-1 | 1.95 | 2.10 | 2.25 | 1.95 | 2.10 | 2.25 |
| G2444-2 | 2.45 | 2.60 | 2.75 | 2.45 | 2.60 | 2.75 |

NOTES:

1. DIE THICKNESS ALLOWABLE IS 0.305 mm MAXIMUM (. 012 INCHES MAXIMUM)
2. DIMENSIONING \& TOLERANCES CONFORM MUST TO ASME Y14.5M. - 1994.
3. $N$ II THE NUMBER OF TERMINALS.

Nd IS THE NUMBER OF TERMINALS IN X-DIRECTION \&
Ne IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
4. Dimension b apples to plated terminal and is measured DIETWEN 0.20 AND 0.25mm FROM TERMIINLL TIP.
S. THE PIN AI IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE package by using indentation mark or ink/Laser marked.
6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
7. ALL DIMENSIONS ARE IN MILLIMETERS.
8. PACKAGE WARPage max 0.05 mm .
-1. APPLED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
10. meets jedec moz20.
11. THIS PACKAGE OUTLINE APPLIES to anvil singulation (Stepped sides).


