

#### General Description

The MAX440 and MAX441 combine a unity-gain stable, wideband video amplifier with a high-speed, 8- or 4channel multiplexer (mux). The mux's fast 15ns switching time and the amplifier's low differential gain and phase errors (0.04% and 0.03°, respectively) make the MAX440/MAX441 ideal for broadcast-quality video applications. Both devices operate from ±5V power supplies and typically consume only 350mW.

The on-board video amplifier features a 160MHz unitygain bandwidth, 250V/µs slew rate, and directly drives a 150 $\Omega$  load to ±3V. Pin-selectable frequency compensation allows the amplifier's AC response to be optimized without external compensation components or complex calculations. Slew rates of 370V/µs are obtainable for applications with a closed-loop gain of 6dB or greater. An enable control on the MAX440 places the amplifier output into a high-impedance state, allowing multiple devices to be paralleled to form larger switch matrices.

The mux's low channel-input capacitance (4pF with channel on or off) maximizes high-speed performance No input channels are located on adjacent package pins, minimizing crosstalk and simplifying board layout

#### Applications

Video Signal Multiplexing

Video Crosspoint Switches

Coaxial-Cable Drivers


Video Security Systems

Medical Imaging

High-Speed Signal Processing

#### Video Editing

## Pin Configurations



/ I X I / VI is a registered trademark of Maxim Integrated Products


#### Features

- ♦ 160MHz Unity Gain Bandwidth
- ♦ 110MHz Bandwidth (Ay = 6dB)
- ♦ 0.03°/0.04% Differential Phase/Gain Error
- ♦ 15ns Channel Switch Time
- ♦ 370V/us Slew Rate
- ♦ Directly Drives 50Ω Cables
- ♦ 4pF On/Off Input Capacitance
- ♦ No External Compensation Components
- ♦ Pin-Selectable Frequency Compensation
- ♦ Expandable for Larger Switch Matrices

#### **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX440CPI	0°C to +70°C	28 Plastic DIP
MAX440CWI	0°C to +70°C	28 Wide SO
MAX440C/D	0°C to +70°C	Dice*
MAX440EPI	-40°C to +85°C	28 Plastic DIP
MAX440EWI	-40°C to +85°C	28 Wide SO
MAX440MDI	-55 °C to +125 °C	28 Ceramic SB**
MAX441CPP	0°C to +70°C	20 Plastic DIP
MAX441CWP	0°C to +70°C	20 Wide SO
MAX441EPP	-40°C to +85°C	20 Plastic DIP
MAX441EWP	-40°C to +85°C	20 Wide SO

#### **Typical Operating Circuit**



/VI/IXI/VI Maxim Integrated Products 1

<sup>\*</sup> Dice are specified at +25°C, DC parameters.
\*\*Contact factory for availability and processing to MIL-STD-883.

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (V+ to V-)
Analog Input Voltage (V+ + 0.3V) to (V 0.3V)
Digital Input Voltage0.3V to (V+ + 0.3V)
Short-Circuit Current Duration
nput Current to Any Pin, Power On or Off ±50mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
20-Pin Plastic DIP (derate 8.00mW/°C above +70°C) 640mW
20-Pin Wide SO (derate 10.00mW/°C above +70°C) 800mW
28-Pin Plastic DIP (derate 9.09mW/°C above +70°C) 727mW
28-Pin Wide SO (derate 12.50mW/°C above +70°C) 1000mW
28-Pin Ceramic SB (derate 16.67mW/°C above +70°C) . 1333mW

Operating Temperature Ranges:
MAX44_C0°C to +70°C
MAX44_E
MAX440MDI55 °C to + 125 °C
Storage Temperature Range65 C to +150 C
Lead Temperature (soldering, 10 sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V+=5V, V-=-5V, V_{NS}=-5V, R_L=150\Omega, T_A=+25^{\circ}C, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDI	MIN	TYP	MAX	UNITS	
DC PERFORMANCE							
Input Voltage Range	VIN	$T_A = T_{MIN}$ to $T_{MAX}$		-2		2	V
		$T_A = +25^{\circ}C$			±2.5	±10	
Input Offset Voltage	Vos	0°C to +70°C				±10	mV
(All Channels)	.00	-40°C to +85°C				±15	1
		_55°C to +125°C				±20	1
			T <sub>A</sub> = +25°C		±1	±2	
Input Bias Current (Channel On)	l <sub>B</sub>	$V_{IN} = 0V$	0°C to +70°C			±5	. μA
(Charmel On)			-40°C to +85°C			±5	I Free Co
			-5 <u>5°C to +125</u> °C			±20	
Input Leakage Current	ILKG	$V_{IN} = 0V$	$T_A = +25^{\circ}C$		±0.5	±50	nA
(Channel Off)			$T_A = T_{MIN} \text{ to } T_{MAX}$			±1	μΑ .
Input Resistance	RIN	1 -2V ≤ VCM ≤ 2V	$T_A = +25^{\circ}C$	0.5	2		MΩ
(Channel On)	_		$T_A = T_{MIN} \text{ to } T_{MAX}$	0.2			1 .
_Input Capacitance	CIN	Channel on or off			4		pF .
DC Output Resistance	Rout	$\underline{A_V} = 0dB$			25		mΩ
Disabled Output Resistance	Ro <u>utdis</u>	MAX440 only, $EN = 0V$			130		kΩ
Disabled Output Capacitance	Coutdis	MAX440 only, $EN = 0V$			15		pF .
Open-Loop Voltage Gain	Avol	$R_L = 75\Omega$ ,	$T_A = +25^{\circ}C$	50	60		· dB
	1	-2V ≤ V <sub>OUT</sub> ≤ +2V	$T_A = T_{MIN}$ to $T_{MAX}$	46 _			1
Common-Mode Rejection	CMRR -2V < \	$-2V \le V_{ N} \le +2V$	$T_A = +25^{\circ}C$	46	50		dB
Ratio			$T_A = T_{MIN} to T_{MAX}$	40			
Power-Supply Rejection	PSRR	±4.75V to ±5.25V	T <sub>A</sub> = +25°C	54	80		ı dB
Ratio			$T_A = T_{MIN} to T_{MAX}$	54			
Output Voltage Swing	Vout	$T_A = +25^{\circ}C$		±3			. V
		$T_A = T_{MIN}$ to $T_{MAX}$		±2 _			

ELECTRICAL CHARACTERISTICS (cont	tinued)
----------------------------------	---------

PARAMETER	SYMBOL	CONDI	ITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE							
-3dB Bandwidth	BW1	Av = 0dB, COMP = GN	$ND, R_L = 75\Omega$		160		MHz
-30B Baridwidth	BW2	Av = 6dB, COMP = OP	PEN, $R_L = 150\Omega$	i	110		IVIITZ
Slew Rate	SR1	$A_V = 0$ dB, COMP = GN	ND, $R_L = 75\Omega$		250		V/us
Siew nate	SR2	$A_V = 6dB$ , $COMP = OP$	$PEN, R_L = 150\Omega$		370		ν/μ5
Differential Phase Error (Note 1)	DP	$V_{NS} = -2.5V$ to -5V, COI $A_V = 6dB$ , $R_L = 150\Omega$	MP = OPEN,		0.03		deg
Differential Gain Error (Note 1)	DG	$V_{NS} = -2.5V \text{ to -5V, COP}$ $AV = 6dB, R_{L} = 150\Omega$	MP = OPEN, 		0.04		%
Settling Time	ts	To 0.1% of final value, Av = 6dB, COMP = OP	PEN_1V step input		65		ns
Adjacent Channel Crosstalk (Note 2)	XTALK	$f = 10MHz$ , $R_S = 75\Omega$ , $A_V = 0dB$	MAX440		-66 -70		dB
Non-Adjacent Channel Crosstalk (Note 2)	XTALK	$f = 10MHz$ , $R_S = 75\Omega$ , $R_S = 75\Omega$	Ay ≈ 0dB		-77		dB
Feedthrough with Amplifier Disabled	FT	MAX440 only,	CH0 -CH6 driven		-71		dB
(Note 2)		$f = 10MHz$ , $A_V = 0dB$	CH0 -CH7 driven		-63		, ab
Input Noise-Voltage Density POWER-SUPPLY REQUIREMENTS	en	f <u>=</u> 10kHz			12		nV/vHz
Operating Supply-Voltage Range	, Vs			l ±4.75		±5.25	ı V
Operating Supply-voilage hange			TA = +25°C	33	40	50	·
Decitive Cumply Correct	lcc	$V_{IN} = 0V$	0°C to +70°C	30		52	, mA
Positve Supply Current	icc	VIV = 0.0	-40"C to +85"C	27		54	11174
	1		-55°C to +125°C	27		54	
	-		T <sub>A</sub> = +25°C	24	30	40	
Negative Supply Current	IEE	V <sub>IN</sub> = 0V	0°C to +70°C	20		42	mA
regative dupply durient	,cr	1111 - 01	-40°C to +85°C	17		44	
		i	-55°C to +125°C	. 17		44	
SWITCHING CHARACTERISTICS (see I	Figure 10)			т.			,
Logic Low Threshold	VIL	$T_A = T_{MIN}$ to $T_{MAX}$				8.0	' V
Logic High Threshold	VIH	$T_A = T_{MIN}$ to $T_{MAX}$		2.4			, V
Address Setup Time (Note 3)	tas			+		10	ns
Address Hold Time (Note 3)	t <sub>AH</sub>					10	ns
Address Propagation Delay	+ tapd				20		. ns
Latch Propagation Delay	t <u>lpd</u>	· -			20		ns
Channel Switching Time (Note 4)	tsw	$\frac{V_{NS} = -2.5V}{V_{NS} = -5V}$			15 25		ns ns
Enable Propagation Delay	tenpo	MAX440 only			15		ns ns
Output Disable Time	t <sub>DA</sub>	MAX440 only			10		ns ns
Output Enable Time	ten	MAX440 only			40		ns
Switching Transient (Note 5)		$R_L = 75\Omega$	$\frac{V_{NS} = -2.5V}{V_{NS} = -5V}$		100 800		mV <sub>p-p</sub>


Note 1: Input test signal: 3.58MHz sine wave of amplitude 40IRE superimposed on a linear ramp (0IRE to 100IRE). IRE is a unit of video signal amplitude developed by the International Radio Engineers. 140IRE = 1.0V.


Note 2: See Figure 9. *Dynamic Test Circuits*.

Note 3: Guaranteed by design.


Note 4: Channel switching time specified for switching between 2 grounded input channels: does not include signal rise/fall times for switching between channels with different input voltages.


Note 5: Measured while switching between 2 grounded channels.








**Typical Operating Characteristics** 













\_ /レレノメメ!ノレル


# MAX440/MAX


# **High-Speed Video Multiplexer/Amplifier**


### **Typical Operating Characteristics (continued)**

















#### Pin Description

PIN								
	AX440 MAX441		— NAME		FUNCTION			
1	1	INO	Analog Input, Channel 0					
2	2	LEVEL/ EDGE	Digital input that controls the operation of LATCH input as follows: When LEVEL/EDGE = 0V, input data is latched on the rising edge of the LATCH input (edge triggered); when LEVEL/EDGE = 5V, input data is latched when LATCH = 5V (level triggered). Hardwire to +5V or GND for improved crosstalk.					
3	4	<u>IN1</u> _	Analog Input, Channel 1					
4, 10, 12, 14	3, 9	GND	Ground					
_5	7	IN2	Analog Input, Channel 2					
6, 21, 22	5, 1 <u>6</u>	V+	Positive Power Supply, +5V					
7	10 _	IN3	Analog Input, Channel 3					
8, 16, 17	6, 12	V-	Negative Power Supply, -5V					
9		IN4	Analog Input, Channel 4					
11		IN5	Analog Input, Channel 5					
13	_	IN6	Analog Input, Channel 6					
15		IN7	Analog Input, Channel 7					
18	13	IN-	Amplifier Inverting Input					
19	14	Vout	Amplifier Output					
20	15	COMP	Amplifier Compensation Input. Ground for unity-gain application, or use to adjust compensation for higher-gain applications (see text).					
23	17	LATCH	Latch control for digital inputs. If LEVEL/EDGE = 0V. data is latched on the rising edge of LATCH. If LEVEL/EDGE = 5V, the input register is transparent when LATCH = 0V and latched when LATCH = 5V.					
24	18	A0	Channel Address Input 0, LSB					
25	19	A1	Channel Address Input 1, MSB for MAX441					
26	_	A2	Channel Address Input 2, MSB					
27	-	EN	Amplifier Output Enable con- trol, active high. This is internal- ly latched, along with A0 to A2.					
28	20	VNS	Normally -5V, minimize switching time and transients by tying this pin to -2.5V. Analog input voltage must never be more negative than the voltage on this pin.					
	8, 11	N.C.	No Internal Connection					

#### **Applications Information**

The MAX440/MAX441 are wideband, monolithic video multiplexer/amplifiers with 8 and 4 input channels, respectively. The output amplifier is used in the noninverting configuration and features pin-selectable frequency compensation.

The MAX440/MAX441's bipolar construction results in a typical channel input capacitance of only 4pF, whether the channel is on or off. The mux's input capacitance forms a single-pole RC lowpass filter with the output impedance of the signal source. This filter can limit the system's signal bandwidth if the RC product becomes too large. The MAX440/MAX441's low-channel input capacitance allows the amplifier's full AC performance to be realized, even with source impedances as great as 2500.

Feedback resistors should be limited to no more than  $500\Omega$  to ensure that the RC time constant formed by the resistors, the circuit board's capacitance, and the capacitance of the amplifier input pins does not limit the system's high-speed performance.

#### Power-Supply Bypassing and Board Layout

Realizing the full potential AC performance of high-speed amplifiers requires careful attention to power-supply bypassing and board layout. Use a large, low-impedance ground plane with the MAX440/MAX441. With multi-layer boards, the ground plane should be located on the PC board's component side to minimize impedance between the components and the ground plane. For single-layer printed circuit (PC) boards, components should be mounted on the board's copper side and the ground plane should include the entire portion of the PC board that is not dedicated to a specific signal trace.

To prevent oscillation and unwanted signal coupling, minimize trace area at critical high-impedance nodes of the circuit, especially the amplifier summing junction. These critical nodes should also be surrounded by a ground trace. Ground traces should be included between all signal traces to minimize parasitic coupling that can degrade crosstalk and/or stability of the amplifier. Signal paths should be kept as short as possible to minimize inductance, and all input channel traces should be of equal length to maintain the phase relationship between the input channels.

All power-supply pins should be bypassed directly to the ground plane with  $0.1\mu F$  ceramic capacitors, placed as close to the supply pins as possible. For high-current loads, it may be necessary to include  $1\mu F$  tantalum or aluminum electrolytic capacitors in parallel with the  $0.1\mu F$  ceramics. Capacitor lead lengths should be kept as

short as possible to minimize series inductance; surfacemount (chip) capacitors are ideal for this application.

#### Frequency Compensation

Three different frequency compensation modes are available for the MAX440/MAX441. The compensation is determined by the closed-loop gain of the application circuit and is selected by the state of the COMP pin as shown in Table 1. For closed-loop gains below 6dB, the COMP pin should be tied to ground to ensure sufficient phase margin for stable circuit operation.

Table 1. COMP Pin State vs. Closed-Loop Gain

Closed-L		
V/V	dB	COMP Pin State
1 ≤ A <sub>VCL</sub> ≤ 2	0 ≤ A <sub>VCL</sub> ≤ 6	GND
2 ≤ A <sub>VCL</sub> ≤ 10	6 ≤ A <sub>VCL</sub> ≤ 20	OPEN
A <sub>VCL</sub> ≥ 10	A <sub>VCL</sub> ≥ 20	Vou <u>T</u>

For closed-loop voltage gains from 6dB up to 20dB, the COMP pin should be left open to maximize the amplifier's AC performance (slew rate, bandwidth, differential gain and phase errors). The COMP pin can also be grounded to increase phase margin for minimizing overshoot and/or ringing of the output pulse response or for driving capacitive loads. The amplifier's AC performance will be slightly degraded if COMP is grounded.

For applications with closed-loop voltage gains of 20dB or more, the COMP pin should be tied to the amplifier output to obtain the maximum high-speed response from the amplifier. Phase margin can be progressively increased by leaving the COMP pin open or tying it to ground.

Plots of the open-loop gain and phase response for the three different compensation modes are shown in the *Typical Operating Characteristics* section. Closed-loop gain plots are also included for each of the three compensation modes at a typical operating closed-loop gain (COMP = GND, AVCL = 0dB; COMP = OPEN, AVCL = 6dB; and COMP = VOUT, AVCL = 20dB).

Figure 1 shows photographs of the amplifier's large-signal pulse response for each of the three compensation modes. In each of these photographs, the MAX440/MAX441 is driving a back-terminated  $50\Omega$  cable, so the output amplitude shown at the end of the cable is attenuated by 6dB from the amplifier output.

## Differential Gain and Phase Errors

In color-video applications, differential gain and phase errors are critical specifications for an amplifier, because these errors directly correspond to changes in the contrast and color of the displayed picture. The MAX440/MAX441 have a differential gain error of 0.04% and a differential phase error of 0.03°, making them ideal for use in broadcast-quality color-video systems.




Figure 1. (a) Pulse response with  $R_L = 100\Omega$  (50 $\Omega$  back-terminated cable),  $A_{VCL} = +1VV$ . and COMP = GND. (b) Pulse response with  $R_L = 100\Omega$  (50 $\Omega$  back-terminated cable).  $A_{VCL} = +2VV$ , and COMP = OPEN; (c) Pulse response with  $R_L = 100\Omega$  (50 $\Omega$  back-terminated cable)  $A_{VCL} = +10V/V$ , and COMP = VOUT.

/VI/IXI/VI \_

The MAX440/MAX441's differential gain and phase error are measured with the Tektronix VM700 Video Measurement Set, with the input test signal provided by the Tektronix 1910 Digital Generator. Figure 2 shows the test circuit used. The level of differential gain and phase error will vary slightly with the voltage applied at the VNS pin, as shown in Table 2.




Figure 2. Differential Gain and Phase Error Test Circuit

Table 2. Differential Gain and Phase Error vs. VNS Voltage

VNS VOLTAGE (V)	DIFFERENTIAL GAIN ERROR (%)	DIFFERENTIAL PHASE ERROR (°)
-1.0	0.05	0.04
-1.5	0.04	0.04
-2.0	0.04	0.03
-2.5	0.04	0.03
-5.0	0.04	0.03

#### Coaxial-Cable Drivers

High-speed performance and excellent output current capability make the MAX440/MAX441 ideal for driving  $50\Omega$  or  $75\Omega$  coaxial cables. The MAX440/MAX441 will drive a  $150\Omega$  load (75 $\Omega$  back-terminated cable) to  $\pm 3V$ .

Figure 3 shows a MAX440 driving a back-terminated  $75\Omega$  video cable. The back-termination resistor (at the MAX440 output) is included to match the impedance at each end of the cable to the characteristic impedance of the cable itself. This practice eliminates signal reflections at the end of the cable. The back-termination resistor forms a voltage divider with the load impedance, which attenuates the signal at the cable output by one-half. The amplifier is operated with a 2V/V closed-loop gain to provide unity gain at the cable's output. The photograph in Figure 1b shows the large-signal pulse response of the MAX440 when driving a back-terminated  $50\Omega$  cable, with a 2V/V closed-loop gain and the COMP pin left open.




Figure 3. Coaxial-Cable Driver

#### Capacitive-Load Driving

Driving large capacitive loads increases the likelihood of oscillation in most amplifier circuits. This is especially true for circuits with high loop-gains, like voltage followers. The amplifier's output impedance and the capacitive load form an RC filter that adds a pole to the loop response. If the pole frequency is low enough, as when driving a large capacitive load, the circuit phase margin is degraded and oscillation may occur.

The MAX440/MAX441 phase margin and capacitive-load driving performance is optimized when the amplifier is fully compensated internally. This is accomplished by connecting the COMP pin to circuit ground. When driving large (>50pF) capacitive loads in voltage-follower circuits, an isolation resistor should be added between the amplifier output and the capacitive load, as shown in Figure 4.




Figure 4. Capacitive-Load Driving Circuit

For improved capacitive-load driving performance without the series isolation resistor, the MAX440/MAX441 should be operated with a closed-loop gain of 6dB (+2V/V) or greater, and the COMP pin should be grounded.

#### Digital Interface

The multiplexer architecture ensures that no two input channels are ever connected together. Channel selection is performed by applying a binary code to the address inputs A0, A1, and A2 (A0 and A1 only for MAX441). The address decoder selects input channels, as shown in Table 3. All digital inputs are compatible with TTL and CMOS logic levels.

Table 3. Channel Selection

		MA	X440			MA	X441
EN	A2	<b>A</b> 1	A0	SELECTED CHANNEL	<b>A</b> 1	Α0	SELECTED CHANNEL
0	Х	X	X	High-Z- Output	0	0	0
1	0	0	0	0	0	1	1
1	0	0	1	1	1_	0	2
1	0	1_	0	2	_ 1 _	1	3
1	0	1_	1	3		_	
1	1	0	0	4			
1	1	0	1	5			
1	1	1_	0	6			
1	1	1	1	7			

An address latch, which retains channel selection data while the data bus is used for other purposes, is provided on the MAX440/MAX441. The latch is in either an edge-triggered mode or a level-triggered mode, depending on the state of the LEVEL/EDGE control input. If LEVEL/EDGE is low, the latch operates in edge-triggered mode, with the latch occuring on the rising edge of the LATCH input. If LEVEL/EDGE is high, then the latch operates in level-triggered mode and input data is latched when LATCH is high. If LEVEL/EDGE is high and LATCH is low, the input register is transparent.

#### **Channel Switching Time and Transient**

When switching between input channels, the transient voltage at the output of the MAX440/MAX441 depends on the voltage level at the VNS pin. The voltage at this pin should lie within the -1V to -5V range, and is adjusted using Figure 5's circuit. Note: The input voltage must never be allowed to be more negative than the voltage at VNS.

The switching transient's magnitude and the channel switching time both increase as the VNs voltage gets more negative. The photos in Figures 6 and 7 illustrate




Figure 5. V<sub>NS</sub> Pin-Voltage Adjustment




Figure 6. Output Transient When Switching Between Two Grounded Inputs with  $R_L=75\Omega$  and  $V_{NS}=-2.5V$ 




Figure 7. Output Transient When Switching Between Two Grounded Inputs with  $R_L=75\Omega$  and  $V_{NS}=-5.0V$ 

this phenomenon. In Figure 6, the VNs voltage is -2.5V, and the switching transient peak level is  $100mV_{p-p}$ . In Figure 7, with VNs at -5V, the switching transient is about  $800mV_{p-p}$ . The typical channel switching time increases from 15ns to 25ns as the VNs voltage decreases from




Figure 8. (a) Disabled Amplifier Feedthrough; (b) Adjacent Channel Crosstalk; (c) Non-Adjacent Channel Crosstalk


-2.5V to -5V. Figure 10 shows the MAX440/MAX441 timing diagram.

#### Output Disable (MAX440 Only)

The EN pin is provided on the MAX440 to enable the amplifier output when driven to a TTL high state. When EN is driven low, the MAX440's output becomes a high-impedance load with a 130k $\Omega$  typical resistance and a 15pF typical capacitance. When disabled, the signal feedthrough from the mux inputs to the amplifier output

is -63db at 10MHz, with all 8 input channels driven with a  $1V_{p-p}$  sine wave and a  $150\Omega$  load impedance. Figure 8a shows the test circuit used to measure feedthrough.

The output disable capability allows several MAX440s to be paralleled to form larger switch matrices, by tying the outputs together and disabling all but one of the paralleled amplifier outputs. Figure 9 shows the 1-of-16 video mux/amp circuit that uses this feature. In this example, the EN inputs of the MAX440s are used as a 4th address



bit (A3), with an inverter added to ensure the amplifiers are not simultaneously enabled. The amplifier outputs are connected after the back-termination resistors, so that the active amplifier output is isolated from the capacitive load (15pF typ) presented by the inactive output of the second MAX440. This will minimize ringing in the output signal.

The disabled amplifier's back-termination and gain resistors form a voltage divider with the back-termination resistor at the active amplifier's output. The amplifier closed-loop gains have been set slightly greater than 6dB

	_			
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10

Table 4. 1-of-16 Video Mux/Amp Channel Selection

SELECTED CHANNEL

11

12

13

14

15

to compensate for the signal attenuation caused by this divider. The value of the back-termination resistors has been increased to  $80.6\Omega$  so the parallel combination of the resistors at the cable's input equals  $75\Omega$ .

With proper selection of resistor values, this configuration can be expanded to form larger switch matrices. The number of paralled devices is limited primarily by the MAX440's disabled feedthrough. Table 4 shows the relationship between the digital input code and the selected output channel for Figure 9's circuit.






Figure 10. MAX440/MAX441 Timing Diagram

**Chip Topographies** 





TRANSISTOR COUNT: 564

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

© 1995 Maxim Integrated Products

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600 is a registered trademark of Maxim Integrated Products.

Printed USA