



CLOCKED TRUTH TABLE

C	D	Q_{n+1}
L	0	Q_n
H	L	L
H	H	H

0 Don't Care

C $C_1 - C_2$

A clock H is a clock transition from a low to a high state

R S TRUTH TABLE

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N/D

N/D Not Defined

$$V_{CC1} = \text{Pin } 1$$

$$V_{CC2} = \text{Pin } 16$$

$$V_{EE} = \text{Pin } 8$$

$$P_D = 235 \text{ mW typ/pkg (No Load)}$$

$$f_{\text{Tot}} = 160 \text{ MHz typ}$$

Dual Type D Master-Slave Flip-Flop

The MC10131 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C_C) and Clock Enable ($\overline{C_E}$) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.

Input pulldown resistors eliminate the need to tie unused inputs to V_{EE} . Output rise and fall times have been optimized to provide relaxation of system design and layout criteria.

MC10131

FLIP-FLOPS