


QUAD 2-INPUT "NOR" GATE


MC3100/MC3000 series

MC3102F • MC3002F
MC3102L • MC3002L,P

CIRCUIT SCHEMATIC
1/4 OF CIRCUIT SHOWN





This device consists of four 2-input NOR gates. Each gate may be used as an inverter, or two gates may be cross-coupled to form bistable circuits.



Positive Logic: $3 = \overline{1 + 2}$
Negative Logic: $3 = 1 \bullet 2$

Input Loading Factor = 1
Output Loading Factor = 10
Total Power Dissipation = 122 mW typ/pkg
Propagation Delay Time = 6.0 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




$C_T = 25$ pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

See General Information section for packaging.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.



Characteristic	Symbol	Pin Under Test	MC3102 Test Limits												MC3002 Test Limits												TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:											
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C		0°C		+25°C		+75°C																			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max																
			mA				Voits								mA				Voits																			
				I _{OH}	I _{OL}	I _{IN}	I _b	V _{IL}	V _{IH}	V _F	V _R	V _{RH}	V _{max}	V _{CC}	V _{CCL}	V _{CH}	I _{OH}	I _{OL}	I _{IN}	I _b	V _{IL}	V _{IH}	V _F	V _R	V _{RH}	V _{max}	V _{CC}	V _{CCL}	V _{CH}									
Forward Current	I _F	1	-	-2.0	-	-2.0	-	-2.0	-	-2.0	-	-2.0	-	-2.0	-	-2.0	-	-	-	-	-	-	-	-	2	-	-	-	-	14	7*							
Leakage Current	I _R	1	-	50	-	50	-	50	-	50	-	50	-	50	-	50	-	-	-	-	-	-	1	-	-	-	-	-	-	-	14	2,7*						
Breakdown Voltage	BV _{IN}	1	-	-	5.5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	2,7*						
Clamp Voltage	V _D	1	-	-	-	-1.5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	7*						
Output																																						
Output Voltage	V _{OL}	3	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	1	-	-	-	-	-	-	-	-	-	-	-	-	2,7*						
Output Voltage	V _{OH}	3	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	2.4	-	-	-	1	-	-	-	-	-	-	-	-	-	-	2,7*						
Short-Circuit Current	I _{SC}	3	-40	-100	-40	-100	-40	-100	-40	-100	-40	-100	-40	-100	-40	-100	-40	-100	-	-	-	-	-	-	-	-	-	-	-	-	-	14	1,2,3,7*					
Power Requirements (Total Device)																																						
Maximum Power Supply Current	I _{max}	14	-	-	-	38	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	-	1,2,4,5,7,9,10,12,13		
Power Supply Drain	I _{PDH}	14	-	45	-	45	-	45	-	45	-	45	-	45	-	45	-	45	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	7	
Power Supply Drain	I _{PDL}	14	-	28	-	28	-	28	-	28	-	28	-	28	-	28	-	28	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	
Switching Parameters																																						
Turn-On Delay	t _{pd-}	1,3	-	-	-	10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	2,7*	
Turn-Off Delay	t _{pd+}	1,3	-	-	-	10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-	2,7*

*Since this is an inverting gate, power drain is minimized by grounding the inputs to gates not under test.