


QUAD 2-INPUT "NAND" GATE
WITH OPEN COLLECTOR

MC5400/7400 series

MC5403 • MC7403


Add Suffix L for TO-116 ceramic package (Case 632).
Suffix P for TO-116 plastic package (Case 607) MC7403 only.

CIRCUIT SCHEMATIC
1/4 OF CIRCUIT SHOWN



V_{CC} = Pin 14
Gnd = Pin 7

This device consists of four 2-input NAND gates with no output pullup circuits. It can be used where the Wired-OR function is required, or for driving discrete components.




Positive Logic: $Z = \overline{A \bullet B}$
Negative Logic: $Z = A + B$

Input Loading Factor = 1
Output Loading Factor = 10
Total Power Dissipation = 40 mW typ/pkg
Propagation Delay Time = 35 ns typ


Device available only in dual in-line package.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




R_L = 400 ohms for t_{pd-} test.
4.0 k ohms for t_{pd+} test.

C_T = 15 pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.
High impedance probes (>1.0 megohm) must be used for tests.



MC5403, MC7403 (continued)



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through remaining inputs.

Characteristic	Symbol	Pin Under Test	MC5403 Test Limits			MC7403 Test Limits			TEST CURRENT/VOLTAGE APPLIED TO PINS LISTED BELOW:												
			Min	Max	Unit	Min	Max	Unit	I _Q	V _H	V _{HH}	V _L	V _{th1}	V _{th2}	V _{in0}	V _{CEx}	V _{CC}	V _{ext}	V _{ext}	V _{CC}	Gnd
Input Forward Current	I _F	A	-	-1.6	mAdc	-	-1.6	mAdc	-	A	-	B	-	-	-	-	-	-	-	V	*
Leakage Current	I _{R1}	A	-	40	μAdc	-	40	μAdc	-	A	-	-	-	-	-	-	-	-	-	V	B*
	I _{R2}	A	-	1.0	mAdc	-	1.0	mAdc	-	-	A	-	-	-	-	-	-	-	-	V	B*
Output Output Voltage	V _{OL}	Z	-	0.4	Vdc	-	0.4	Vdc	Z	-	-	-	-	A,B	-	-	V	-	V	*	
Output Leakage Current	I _{CEx}	Z	-	0.25	mAdc	-	0.25	mAdc	-	-	-	A	-	-	B	Z	-	V	-	V	*
Power Requirements (Total Device)	I _{PDH}	V	-	22	mAdc	-	22	mAdc	-	-	-	-	-	All Inputs	-	-	-	-	V	-	
Power Supply Drain	I _{PDL}	V	-	8.0	mAdc	-	8.0	mAdc	-	-	-	-	-	-	-	-	-	-	V	A,B*	
Switching Parameters									Pulse In	Pulse Out											
Turn-On Delay	t _{pd+}	A,Z	-	15**	nS	-	15**	nS	A	Z	B	-	-	-	-	V	-	-	-	-	
Turn-Off Delay	t _{pd+}	A,Z	-	45**	nS	-	45**	nS	A	Z	B	-	-	-	-	V	-	-	-	-	

* Ground inputs to gates not under test.

** Tested only at 25°C.

Pin 7 is grounded for all tests in addition to the pins listed below: