

DUAL 8-BIT SHIFT REGISTER


MC9328L*
MC8328L,P*

Input Loading Factors:
MR, D0, D1 = 1
D_S = 2
Clock - Pins 7, 10 = 1.5
Pin 9 = 3
Output Loading Factor = 6


Total Power Dissipation = 250 mW typ/pkg
Propagation Delay Time = :
Clock to Output, t_{pd-} = 22 ns typ
t_{pd+} = 13 ns typ
MR to Output, t_{pd-} or t_{pd+} = 35 ns typ

The MC9328/8328 is a monolithic dual 8-bit serial shift register. Each 8-bit register is provided with a 2-input multiplexer circuit and complementary serial outputs. The two registers can be clocked together with a common line, or clocked separately with separate lines. A common Master Reset input is active in the low level and overrides all other inputs.

V_{CC} = Pin 16
GND = Pin 8




TIMING DIAGRAM



* L suffix = 16-pin dual in-line ceramic package (Case 620).
P suffix = 16-pin dual in-line plastic package (Case 612).


SWITCHING TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



$C_T = 15$ pF = total parasitic capacitance, which includes probe, wiring, and load capacitances.

*The coax delays from input to scope and output to scope must be matched. The scope must be terminated in 50-ohm impedance. The 950-ohm resistor and the scope termination impedance constitute a 20:1 attenuator probe. Coax shall be CT-070-50 or equivalent.

CLOCK PROPAGATION DELAY



MASTER RESET PROPAGATION DELAY

