

# MC9S12Q-Family 16-bit Microcontroller

Based on Freescale Semiconductor's market-leading Flash technology, members of the MC9S12Q Family deliver the power and flexibility of our 16-bit core (CPU12) family to a whole new range of cost and space sensitive, general purpose Industrial and Automotive network applications.

MC9S12Q Family members are comprised of standard on-chip peripherals including a 16-bit central processing unit (CPU12), up to 128K bytes of Flash EEPROM or ROM, up to 4K bytes of RAM, an asynchronous serial communications interface (SCI), a serial peripheral interface (SPI), an 6-channel 16-bit timer module (TIM), an optional 4-channel 8-bit Pulse Width Modulator (PWM), an 8-channel, 10-bit analog-to-digital converter (ADC) and a CAN 2.0 A, B software compatible module (MSCAN12). The MC9S12Q Family has full 16-bit data paths throughout. The inclusion of a PLL circuit allows power consumption and performance to be adjusted to suit operational requirements. In addition to the I/O ports available in each module, up to 12 dedicated I/O port bits are available with Wake-Up capability from STOP or WAIT mode. The MC9S12Q Family is available in 48, 52 and 80 pin QFP packages, with the 80 Pin version pin compatible to the HCS12 B and D- Family derivatives.

The Q-Family includes ROM versions MC3S12Q128/96/64/32 of all devices which provide a further cost reduction path for applications with high volume and stable code.

## Features

- 16-bit HCS12 CORE
  - HCS12 CPU
  - MMC (memory map and interface)
  - INT (interrupt control)
  - BDM (background debug mode)

- DBG12 (enhanced debug12 module including breakpoints and change-of-flow trace buffer)
- Multiplexed Expansion Bus (available only in 80 pin package version)
- 16-bit HCS12 CPU
  - Upward compatible with M68HC11 instruction set
  - Interrupt stacking and programmer's model identical to M68HC11
  - Instruction queue
  - Enhanced indexed addressing
- Wake-up interrupt inputs
  - Up to 12-port bits available for wake up interrupt function
- Memory options
  - 32K, 64K, 96K and 128K Byte Flash EEPROM (erasable in 512-byte sectors) or
  - 32K, 64K, 96K and 128K Byte ROM
  - 1K, 2K, 3K and 4K Byte RAM
- Analog-to-Digital Converter
  - One 8-channel module with 10-bit resolution.
  - External conversion trigger capability
- One 1M bit per second, CAN 2.0 A, B software compatible module
  - Five receive and three transmit buffers
  - Flexible identifier filter programmable as 2 x 32 bit, 4 x 16 bit or 8 x 8 bit
  - Four separate interrupt channels for receive, transmit, error and wake-up
  - Low-pass filter wake-up function
  - Loop-back for self test operation
- Timer Module (TIM)
  - 16-bit Counter with 7-bit Prescaler
  - 6 programmable input capture or output compare channels
  - Simple PWM Mode
  - Modulo Reset of Timer Counter
  - 16-Bit Pulse Accumulator
  - External Event Counting
  - Gated Time Accumulation
- up to 4 PWM channels
  - Programmable period and duty cycle
  - 8-bit 4-channel or 16-bit 2-channel
  - Separate control for each pulse width and duty cycle
  - Center-aligned or left-aligned outputs
  - Programmable clock select logic with a wide range of frequencies
  - Fast emergency shutdown input
- Serial interfaces
  - One asynchronous serial communications interface (SCI)
  - One synchronous serial peripheral interface (SPI)
- CRG (Clock Reset Generator Module)
  - Windowed COP watchdog,
  - Real time interrupt,

- Clock monitor,
- Clock generation
- Reset Generation
- Phase-locked loop clock frequency multiplier
- Limp home mode in absence of external clock
- Low power 0.5 to 16 MHz crystal oscillator reference clock
- Operation frequency
  - 16MHz equivalent to 8MHz Bus Speed for single chip
  - 16MHz equivalent to 8MHz Bus Speed in expanded bus modes (80 pin package only)
  - Option: 32MHz equivalent to 16MHz Bus Speed
- Internal 2.5V Regulator
  - Supports an input voltage range from 3.3V-10% to 5.5V
  - Low power mode capability
  - Includes low voltage reset (LVR) circuitry
  - Includes low voltage interrupt (LVI) circuitry
- 48-Pin LQFP, 52-Pin LQFP or 80-Pin QFP package
  - Up to 58 I/O lines with 5V input and output drive capability
  - Up to 2 dedicated 5V input only lines (IRQ, XIRQ)
  - 5V A/D converter inputs and 5V I/O
- Development support
  - Single-wire background debug™ mode (BDM)
  - On-chip hardware breakpoints
  - Enhanced DBG12 debug features

**Table 1. List of MC9S12Q Family Members**

Flash	ROM	RAM	Package	Device	CAN	SCI	SPI	A/D	PWM	Timer	I/O (1)
128K	—	4K	48LQFP	MC9S12Q128	1	1	1	8ch	4ch	6ch	31
			52LQFP	MC9S12Q128	1	1	1	8ch	4ch	6ch	35
			80QFP	MC9S12Q128	1	1	1	8ch	4ch	6ch	60
96K	—	3K	48LQFP	MC9S12Q96	1	1	1	8ch	4ch	6ch	31
			52LQFP	MC9S12Q96	1	1	1	8ch	4ch	6ch	35
			80QFP	MC9S12Q96	1	1	1	8ch	4ch	6ch	60
64K	—	2K	48LQFP	MC9S12Q64	1	1	1	8ch	—	6ch	31
			52LQFP	MC9S12Q64	1	1	1	8ch	—	6ch	35
32K	—	1K	48LQFP	MC9S12Q32	1	1	1	8ch	—	6ch	31
			52LQFP	MC9S12Q32	1	1	1	8ch	—	6ch	35

**Table 1. List of MC9S12Q Family Members (Continued)**

<b>Flash</b>	<b>ROM</b>	<b>RAM</b>	<b>Package</b>	<b>Device</b>	<b>CAN</b>	<b>SCI</b>	<b>SPI</b>	<b>A/D</b>	<b>PWM</b>	<b>Timer</b>	<b>I/O (1)</b>
—	128K	4K	48LQFP	MC3S12Q128	1	1	1	8ch	4ch	6ch	31
			52LQFP	MC3S12Q128	1	1	1	8ch	4ch	6ch	35
			80QFP	MC3S12Q128	1	1	1	8ch	4ch	6ch	60
—	96K	3K	48LQFP	MC3S12Q96	1	1	1	8ch	4ch	6ch	31
			52LQFP	MC3S12Q96	1	1	1	8ch	4ch	6ch	35
			80QFP	MC3S12Q96	1	1	1	8ch	4ch	6ch	60
—	64K	2K	48LQFP	MC3S12Q64	1	1	1	8ch	—	6ch	31
			52LQFP	MC3S12Q64	1	1	1	8ch	—	6ch	35
—	32K	1K	48LQFP	MC3S12Q32	1	1	1	8ch	—	6ch	31
			52LQFP	MC3S12Q32	1	1	1	8ch	—	6ch	35

**NOTES:**

1. Includes 2 input only pins (IRQ and XIRQ)

- Pin out explanations:
  - I/O is the sum of ports capable to act as digital input or output.

**For 80 Pin Versions:**

Port A = 8, B = 8, E = 6 + 2 input only, J = 2, M = 6, P = 8, S = 4, T = 8, PAD = 8.  
12 inputs provide Interrupt capability (P= 8, J = 2, IRQ, XIRQ)

**For 52 Pin Versions:**

Port A = 3, B = 1, E = 2 + 2 input only, M = 6, P = 3, S = 2, T = 8, PAD = 8.  
5 inputs provide Interrupt capability (P= 3, IRQ, XIRQ)

**For 48 Pin Versions:**


Port A = 1, B = 1, E = 2 + 2 input only, M = 6, P = 1, S = 2, T = 8, PAD = 8.  
3 inputs provide Interrupt capability (P= 1, IRQ, XIRQ)

**C-Family and Q-Family Compatibility Considerations**


All peripheral registers as well as the interrupt vectors are located the same addresses.

The timer features on the Q-Family only six channels 2 through 7, while the timer on the C-Family holds all eight channels 0 to 7. If an application is developed on the C-Family and should be transferred to the Q-Family, all register bits associated with channels 0 and 1 should not be used.

The PWM module on the Q-Family features 4 channels versus 6 on the C-Family. The channels 0 through 3 should be used in case an application is moved over from the C-Family to the Q-Family

**Figure 1. Block Diagram**

## Memory Maps




The figure shows a useful map, which is not the map out of reset. After reset the map is:

\$0000 - \$03FF: Register Space  
\$0000 - \$0FFF: 4K RAM (only 3K visible \$0400 - \$0FFF)

Flash Erase Sector Size is 1024 Bytes

**Figure 2. MCxS12Q128 User Configurable Memory Map**




The figure shows a useful map, which is not the map out of reset. After reset the map is:

\$0000 - \$03FF: Register Space  
\$0400 - \$0FFF: 3K RAM

Flash Erase Sector Size is 1024 Bytes

**Figure 3. MCxS12Q96 User Configurable Memory Map**




The figure shows a useful map, which is not the map out of reset. After reset the map is:

\$0000 - \$03FF: Register Space  
\$0800 - \$0FFF: 2K RAM

Flash Erase Sector Size is 512 Bytes

**Figure 4. MCxS12Q64 User Configurable Memory Map**




The figure shows a useful map, which is not the map out of reset. After reset the map is:

\$0000 - \$03FF: Register Space  
\$0C00 - \$0FFF: 1K RAM

Flash Erase Sector Size is 512 Bytes


**Figure 5. MCxS12Q32 User Configurable Memory Map**

## Pin Assignments




Signals shown in **Bold** are not available on the 52 or 48 Pin Package  
 Signals shown in **Bold Italic** are available in the 52, but not the 48 Pin Package

**Figure 6. Pin Assignments in 80 QFP for MC9S12Q Family**



\* Signals shown in **Bold** are not available on the 48 Pin Package

**Figure 7. Pin assignments 52 QFP for MC9S12Q Family**



**Figure 8. Pin Assignments in 48 LQFP for MC9S12Q Family**

## Package Mechanical Information




Figure 9. 80-pin QFP Mechanical Dimensions (case no. 841B)




Figure 10. 52-pin LQFP Mechanical Dimensions (case no. 848D-03)




Figure 11 48-pin LQFP Mechanical Dimensions (case no.932-03 ISSUE F)



## **How to Reach Us:**

### **USA/Europe/Locations not listed:**

Freescale Semiconductor Literature Distribution  
P.O. Box 5405, Denver, Colorado 80217  
1-800-521-6274 or 480-768-2130

### **Japan:**

Freescale Semiconductor Japan Ltd.  
SPS, Technical Information Center  
3-20-1, Minami-Azabu  
Minato-ku  
Tokyo 106-8573, Japan  
81-3-3440-3569

### **Asia/Pacific:**

Freescale Semiconductor H.K. Ltd.  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T. Hong Kong  
852-26668334

### **Learn More:**

For more information about Freescale  
Semiconductor products, please visit  
<http://www.freescale.com>

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.  
© Freescale Semiconductor, Inc. 2004.