

# 2048 × 20 CMOS TAGRAM™

### ADVANCED DATA

- 2048 x 20 CMOS SRAM WITH ONBOARD COMPARATOR
- MATCH ACCESS TIME = 20ns (MAX)
- READ ACCESS TIME = 25ns (MAX)
- RESET CYCLE = 25ns (MAX)
- I<sub>CC</sub> (OUTPUTS DESELECTED) = 225mA (MAX)
- STANDBY = 70mA (MAX)
- FLASH CLEAR VALID BIT FUNCTION
- TARGET APPLICATION: 68020-25, 68030-33 AND 80386 CACHE



	P.	P.,	P.	Ρ,	E,	E,	E,	E,	V_	A.,	A,	A,	A,	A.,	A,	A,	Vss		PIN NA	MES
RS V <sub>cca</sub>	09 10 11	80	07	06	05	04	03	02	01	68	67	66	65	64	63	62	61 60 59	A <sub>10</sub> V <sub>cco</sub>	V <sub>CC</sub> , V <sub>SS</sub> V <sub>CC0</sub> , V <sub>SS0</sub> A <sub>0</sub> -A <sub>10</sub>	+5 Volt Supply, Ground +5 Volt Dutput Supply, Dut- put Ground Indes Address Input
DQ,	12																58	DQ <sub>19</sub>	CD0 <sub>0</sub> D0 <sub>1</sub> -00 <sub>19</sub>	Clearable Tag Data 1/0 Tag Data 1/0
V <sub>SSQ</sub>	14																56	V 530	Eo.E3	Chip Enable (Programmable Active Low or High) Chip Enable Program
DQ2	15																55	D0,,	10.3	Inputs Report Input (Action I con)
V <sub>ccn</sub>	16																54 53	V m	S	Chip Select Input (Active Low) Write Enable (Active Low)
DQ4	18																52	DO <sub>16</sub>	Ĝ	Data Output Enable (Active
DQ <sub>5</sub>	19																51	DQ <sub>H</sub>	C <sub>O</sub>	Compare O Output (3-State) Hit = High, Miss = Lov
DQ <sub>6</sub>	21																49	550 DO <sub>13</sub>	C,	Compare 1 Output (3-State) Hit = High, Miss = Lon
00,	22																48	D0 <sub>12</sub>	HOH	Force Hit O Input (Active Lov Force Hit 1 Input (Active Lov
CCO DO,	23																47	DO.	Mo	Force Mise () Input (Active Low)
00,	25																45	00.	H <sub>1</sub>	Force Miss 1 Input (Active Low)
ssa	26 27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	44 43	V <sub>SSO</sub>	CGO	Compare O Output Enable (Active Low)

This is advance information on a new product now in development or undergoing evaluation. Details are subject to change without notice

### **TRUTH TABLE**

RS	S	E	W	G	Mx	H <sub>X</sub>	CGx	MODE	Cx	DQ	NOTES
Hi	-	Х	_	-	Lo	Х	X	Force Miss	Low	_	1
Hi	-	X	-	-	Hi	Lo	X	Force Hit	High	_	1
Hi	_	Х	-	-	Hi	Hi	Hi	Comp Disable	Hi-Z	—	1
Hi	X	F	Х	X	Hi	Hi	X	Standby	Hi-Z	Hi-Z	
Hi	X	Т	Hi	Hi	Hi	Hi	Hi	Compare	Hi-Z	D in	
Hi	X	Т	Hi	Hi	Hi	Hi	Lo	Compare	Hi or Lo	D in	
Hi	Hi	Т	Lo	X	Hi	Hi	Lo	Hit	High	Hi-Z	
Hi	Hi	Т	Х	Lo	Hi	Hi	Lo	Hit	High	Hi-Z	
Hi	Lo	Т	Lo	X	Hi	Hi	Lo	Write	High	D in	
Hi	Lo	Т	Hi	Lo	Hi	Hi	Lo	Read	High	D Out	
Lo	Hi	X	X	X	-	-	-	Reset	_	Hi-Z	
Lo	X	F	Х	Х		-	-	Reset	_	Hi-Z	
Lo	X	X	Hi	Hi	-	_	-	Reset	-	Hi-Z	
Lo	X	X	Hi	Lo	-	_	-	Reset	-	Lo-Z	
Lo	Lo	Т	Lo	X	-	-	-	Not Allowed	_	Hi-Z	2
Lo	X	Т	Hi	Hi	Hi	Hi	Lo	Reset	Lo	D in	3

$$F = (False) E_0 - E_3$$
 pattern DOES NOT match  $P_0 - P_3$  pattern.

= (True) E<sub>0</sub>-E<sub>3</sub> pattern DOES match P<sub>0</sub>-P<sub>3</sub> pattern. T

= Not related to identified mode of operation.

### NOTES

- 1. Force hit/miss operations independent of other RAM operations.
- 2. May disrupt Reset, will not damage device.
- 3. Reset will force C<sub>X</sub> low during a valid compare when  $CDQ_0$  is D in = Hi.





### DEVICE DESCRIPTION AND FEATURES

The MK4202 is designed to be connected DIRECT-LY to a high performance 32 bit microprocessor, allowing the elimination of the logic delays associated with collecting HIT or Miss outputs into a subsequent gate or the RC delays associated with wired-OR open collector match outputs.

The MK4202 TAGRAM has four major features that allow direct connection:

- Wide enough for almost any TAGRAM application without requiring multiple chip width expansion and the delays that would result.
- Four (4) programmable CHIP ENABLE inputs, allowing DEPTH EXPANSION without any of the attendant chip enable decode delays that would otherwise be required.

 $\mathsf{P}_0\text{-}\mathsf{P}_3$  should be tied directly to  $\mathsf{V}_{CC}$  or  $\mathsf{V}_{SS},$  or through pull-up or pull-down resistors. The

# FIGURE 3. DEVICE LOGIC SYMBOL

MK4202 is selected when  $E_0$ - $E_3$  equals  $P_0$ - $P_3$ in a binary match.

(Example:  $E_0 - E_1 = 0110$ ,  $P_0 - P_3 = 0110$ .)

- 3. 3-STATE COMPARE OUTPUTS, allowing all Compare outputs to be bused together so the Address-to-Compare access time for a depth expanded application is identical to that of a single device. The Programmable Chip Enables prevent bus contention by assuring that only one TAGRAM at a time drives each Compare bus when in Compare mode.
- 4. DUAL COMPARE OUTPUTS ( $C_0$  and  $C_1$ ) and FORCED HIT ( $H_0$  and  $H_1$ ) and FORCED MISS ( $M_0$  and  $M_1$ ) inputs for each. The arrangement allows direct connection of the TA-GRAM to two separate processor inputs (such as BERR and HALT on the 68030), and connection of all signals that would otherwise have been connected to those processor inputs to be passed THROUGH the TAGRAM; eliminating the need for a subsequent gate to collect the COMPARE output and other BERR or HALT signal sources to the processor.



SGS-THOMSON

The net effect is that the Address-to-Compare access time demonstrated by the MK4202 is all of the delay the user must consider. The alternative approach, using narrow TAGRAMs with open collector outputs or narrow TAGRAMs with 2-state outputs and a 10ns programmable logic device, requires that the narrow TAGRAMs demonstrate a 10ns Address-to-Compare access time to yield the same performance in a user's system that the MK4202 provides.

### **POWER DISTRIBUTION**

The MK4202, being a 20 output device, obviously requires the use of good power bussing techniques. MK4202 has been designed in such a way as to allow the user to minimize the effects of switching transients on overall circuit operation. Of particu

FIGURE 4. APPLICATION BLOCK SCHEMATIC

lar interest is the separate bussing of the V<sub>CC</sub> and V<sub>SS</sub> lines to the output drivers. The advantage provided by these separate power pins, designated V<sub>CCQ</sub> and V<sub>SSQ</sub>, is that voltage sags and ground bumps seen on these pins are not reflected into the other portions of the chip, particularly the input structures. As a result, switching noise in the supply has much less effect on input levels, providing the user with more noise margin than would otherwise be available.

Of course V<sub>SS</sub> and V<sub>SSQ</sub> must always be at the same DC potential. V<sub>CC</sub> and V<sub>CCQ</sub> must match as well. Differences between them due to AC effects are expected, but must be minimized through the use of adequate bussing and bypassing. All specifications and testing are done with V<sub>SS</sub> = V<sub>SSQ</sub>  $\pm$  10mV RMS, V<sub>CC</sub> = V<sub>CCQ</sub>  $\pm$  10mV RMS with instantaneous peak differences not exceeding 50mV.



### READ MODE

The MK4202 is in the Read mode whenever  $\overline{W}$  is HIGH, and  $\overline{G}$  is LOW provided Chip Select ( $\overline{S}$ ) is LOW and a true Chip Enable pattern (E<sub>0</sub>-E<sub>3</sub>) is applied. The 11 address inputs (A<sub>0</sub>-A<sub>10</sub>) define a unique index address giving access to 20 of 40,960 bits of data in the static memory array. Valid data will be present at the 20 output pins within t<sub>AVOV</sub> of the last stable address provided Chip Enable, Chip Select ( $\overline{S}$ ), and Output Enable ( $\overline{G}$ ) access times have been met. If Chip Enable,  $\overline{S}$ , or  $\overline{G}$  access times are not met, data access will be measured from the latter falling edge or limiting parameter ( $t_{EVOV}$ ,  $t_{SLOV}$ , or  $t_{GLOV}$ ). The state of the tag data I/O pins is controlled by the ( $E_0$ - $E_3$ ),  $\overline{S}$ ,  $\overline{G}$ , and  $\overline{W}$  input pins. The data lines may be indeterminate at  $t_{EVOX}$ ,  $t_{SLOX}$ , or  $t_{GLOX}$ , but will always have valid data at  $t_{AVOV}$ .

### **READ CYCLE TIMING** Electrical Characteristics and Recommended AC Operating Conditions $(0^{\circ}C \le T_A \le 70^{\circ}C)$ (V<sub>CC</sub> = 5.0 ± 10%)

STD SYM	ALT SYM	PARAMETER	MIN	MAX	UNITS	NOTES
tAVAV	tc	Cycle Time	25		ns	
tAVQV	t <sub>AA</sub>	Address Access Time		25	ns	
tAXQX	t <sub>AOH</sub>	Address Output Hold Time	5		ns	
tEVQV	t <sub>EA</sub>	Chip Enable Access Time		25	ns	
tEXQX	t <sub>EOH</sub>	Chip Enable Output Hold Time	4		ns	
tEVOX	tELZ	Chip Enable TRUE to Low-Z	4		ns	
tEXQZ	t <sub>EHZ</sub>	Chip Enable FALSE to High-Z		8	ns	
tSLOV	tsa	Chip Select Access Time		10	ns	
t <sub>SHQX</sub>	t <sub>SOH</sub>	Chip Select Output Hold Time	2		ns	
tSLOX	t <sub>SLZ</sub>	Chip Select to Low-Z	3		ns	
t <sub>SHQZ</sub>	t <sub>SHZ</sub>	Chip Select to High-Z		4	ns	
tGLQV	t <sub>GA</sub>	Output Enable Access Time		10	ns	
t <sub>GHQX</sub>	t <sub>GOH</sub>	Output Enable Output Hold Time	2		ns	
tGLQX	t <sub>GLZ</sub>	Output Enable to Low-Z	2		ns	
tGHQZ	t <sub>GHZ</sub>	Output Enable to High-Z		5	ns	

### WRITE MODE

TheMK4202 is in the Write mode whenever  $\overline{W}$  is LOW provided Chip Select ( $\overline{S}$ ) is LOW and a true Chip Enable pattern ( $E_0-E_3$ ) is applied ( $\overline{G}$  may be in either logic state). Addresses must be held valid throughout a write cycle, with either  $\overline{W}$  or  $\overline{S}$  inactive HIGH during address transitions.  $\overline{W}$  may fall with stable address, but must remain valid for  $t_{WLWH}$ . Since the write begins with the concurrence of W and  $\overline{S}$ , should  $\overline{W}$  become active first, then

 $t_{SLSH}$  must be satisfied. Either  $\overline{W}$  or  $\overline{S}$  can terminate the write cycle, therefore  $t_{DVWH}$  or  $t_{DVSH}$  must be satisfied before the earlier rising edge, and  $t_{WHDX}$  or  $t_{SHDX}$  after the earlier rising edge. If the outputs are active with  $\overline{G}$  and  $\overline{S}$  asserted LOW and with true Chip Enable, then  $\overline{W}$  will return the outputs to high impedance within  $t_{WLHZ}$  of its falling edge.



### WRITE CYCLE TIMING Electrical Characteristics and Recommended AC Operating Conditions $(0^{\circ}C \le T_{A} \le 70^{\circ}C)$ (V<sub>CC</sub> = 5.0 ± 10%)

STD SYM	ALT SYM	PARAMETER	MIN	MAX	UNITS	NOTES
tAVAV	tc	Cycle Time	25		ns	
tAVWL	t <sub>AS</sub>	Address Set-up Time to W LOW	0		ns	
twhax	t <sub>AH</sub>	Address Hold Time from W HIGH	0		ns	
tAVSL	IAS	Address Set-up Time to S LOW	0		ns	
tSHAX	t <sub>AH</sub>	Address Hold Time from S HIGH	0		ns	
tEVWL	t <sub>ES</sub>	Chip Enable Set-up Time to W LOW	5		ns	
twhex	t <sub>EH</sub>	Chip Enable Hold Time from W HIGH	0		ns	
tEVSL	t <sub>ES</sub>	Chip Enable Set-up Time to S LOW	5		ns	
tSHEX	t <sub>EH</sub>	Chip Enable Hold Time to S HIGH	0		ns	
twlwh	tww	Write Pulse Width	15		ns	
t <sub>SLSH</sub>	t <sub>sw</sub>	Chip Select Pulse Width	16		ns	
tovwh	t <sub>DS</sub>	Data Set-up Time to W HIGH	10		ns	
twHDX	t <sub>DH</sub>	Data Hold Time from W HIGH	0		ns	
t <sub>DVSH</sub>	t <sub>DS</sub>	Data Set-up Time to S HIGH	10		ns	
tSHDX	t <sub>DH</sub>	Data Hold Time from S HIGH	0		ns	
twLQZ	t <sub>wz</sub>	Outputs Hi-Z from W LOW		8	ns	
twhox	t <sub>WL</sub>	Outputs Low-Z from W HIGH	5		ns	

### COMPARE MODE

The MK4202 is in the Compare mode whenever  $\overline{W}$  and  $\overline{G}$  are HIGH provided a true Chip Enable pattern ( $E_0$ - $E_3$ ) is applied. Chip Select ( $\overline{S}$ ) is regarded as a don't care since the user is not concerned with the data outputs, but only with the Compare ( $C_{\chi}$ ) outputs.  $\overline{M}_{\chi}$  and  $\overline{H}_{\chi}$  must be HIGH, and CG<sub>\chi</sub> active LOW to enable the Compare outputs for a valid compare hit or miss.

The 11 index address inputs  $(A_0-A_{10})$  define a unique location in the static RAM array. The data presented on the Data Inputs  $(DQ_1-DQ_{19} \text{ and } CDQ_0)$  as Tag Data is compared to the internal RAM data as specified by the index. If all bits are equal (match) then a hit condition occurs

 $(C_X = HIGH)$ . If at least one bit is not equal, then a miss occurs  $(C_X = LOW)$ .

The Compare output will be valid  $t_{AVCV}$  from stable address, or  $t_{DVCV}$  from valid tag data provided Chip Enable is true, and  $CG_X$  is active LOW. Should the address be stable with valid tag data, and Chip Enable false, then compare access will be within  $t_{EVCV}$ from true Chip Enable. When executing a write-tocompare cycle (W = LOW, and G = LOW or HIGH),  $C_X$  will be valid  $t_{WHCV}$  or  $t_{GHCV}$  from the latter rising edge of W or G respectively. Finally, when gating the  $C_X$  output in the compare mode with  $CG_X$ , the compare output will be valid  $t_{CGL-CV}$  from the falling edge of  $CG_X$ .

### COMPARE CYCLE TIMING

Electrical Characteristics and Recommended AC Operating Conditions  $(0^{\circ}C \le T_{A} \le 70^{\circ}C) (V_{CC} = 5.0 \pm 10^{\circ})$ 

STD SYM	ALT SYM	PARAMETER	MIN	MAX	UNITS	NOTES
tAVCV	t <sub>ACA</sub>	Address Compare Access Time		20	ns	
tAXCX	t <sub>ACOH</sub>	Address Compare Output Hold Time	5		ns	
tovcv	t <sub>DCA</sub>	Tag Data Compare Access Time		16	ns	
t <sub>DXCX</sub>	t <sub>DCH</sub>	Tag Data Compare Hold Time	2		ns	
twlch	twch	W LOW to Compare HIGH		10	ns	
twhcx	twcon	W Compare Output Hold Time	3		ns	
twLCX	twcLz	W to Compare Low-Z	3		ns	
twhcv	twcv	W to Compare Valid		8	ns	
t <sub>GLCH</sub>	t <sub>GCH</sub>	G LOW to Compare HIGH		10	ns	
tGHCX	t <sub>CGOH</sub>	G Compare Output Hold Time	3		ns	
tGLCX	t <sub>GCLZ</sub>	G to Compare Low-Z	3		ns	
t <sub>GHCV</sub>	t <sub>GCV</sub>	G to Compare Valid		8	ns	
tEVCV	t <sub>ECA</sub>	E True to Compare Access Time		20	ns	
tEXCX	t <sub>ECOH</sub>	E False Compare Hold Time	4		ns	
tEVCX	tECLZ	E True to Compare Low-Z	4		ns	
tEXCZ	t <sub>ECHZ</sub>	E False to Compare High-Z		8	ns	
t <sub>CGL-CV</sub>	tCGA	CG <sub>X</sub> to Compare Access Time		8	ns	
<sup>t</sup> сөн-сх	tсдон	CG <sub>x</sub> Compare Hold Time	2		ns	
t <sub>CGL-CX</sub>	tCGLZ	CG <sub>X</sub> LOW to Compare Low-Z	2		ns	
t <sub>CGH-CZ</sub>	t <sub>CGHZ</sub>	CG <sub>X</sub> HIGH to Compare High-Z		8	ns	

**NOTE:**  $E = Enable Inputs (E_0-E_3).$ 

### RESET MODE

The MK4202 allows an asynchronous reset whenever  $\overline{RS}$  is LOW regardless of the logic state on the other input pins. Reset clears all internal RAM bits in  $CDQ_0$  (2048 bits) to a logic zero. This output can be used as a valid tag bit to ensure a valid compare miss or hit condition. It should be noted that a valid write cycle is not allowed during a reset cycle ( $\overline{W} = LOW$ ,  $\overline{S} = LOW$ ,  $\overline{RS} = LOW$ , and Chip Enable is true). The state of the data outputs is determined by the input control logic pins: Chip Enable,  $\overline{S}$ ,  $\overline{G}$ , and  $\overline{W}$  (see truth table). Should a reset occur during a valid compare cycle, and the CDQ<sub>0</sub> valid tag bit is set to a logic (1), then C<sub>X</sub> will go LOW at t<sub>RSLCL</sub> from the falling edge of RS.

### **RESET CYCLE TIMING Electrical Characteristics and Recommended AC Operating Conditions** $(0^{\circ}C \le T_A \le 70^{\circ}C)$ (V<sub>CC</sub> = 5.0 ± 10%)

STD Sym	ALT SYM	PARAMETER	MIN	MAX	UNITS	NOTES
tRLSL-AV	t <sub>RSC</sub>	Reset Cycle Time	25		ns	
tRSL-RSH	t <sub>RSW</sub>	Reset Pulse Width	25		ns	
tRSL-CL	tRSCL	RS LOW to Compare Output LOW		25	ns	
t <sub>RSH-AV</sub>	t <sub>RSR</sub>	Address Recovery Time	0		ns	
tRSH-EV	t <sub>ASR</sub>	Chip Enable Recovery Time	0		ns	

### FORCE HIT AND FORCE MISS

The MK4202 can force either a miss or hit condition on the C<sub>X</sub> output by asserting  $M_X$  or  $H_X$  LOW. A Force Miss overrides a Force Hit condition and is not dependent upon Compare Output Enable (CG<sub>X</sub>) (see truth table). The C<sub>X</sub> output will go HIGH within  $t_{HLCH}$  from the falling edge of  $H_X$ , or  $C_X$  will go LOW within  $t_{MLCL}$  from the falling edge of  $M_X$ . All  $M_X$  and  $H_X$  inputs must be HIGH during a valid compare cycle.

### FORCE HIT OR MISS CYCLE TIMING Electrical Characteristics and Recommended AC Operating Conditions $(0^{\circ}C \le T_A \le 70^{\circ}C)$ (V<sub>CC</sub> = 5.0 ± 10%)

STD Sym	ALT SYM	PARAMETER	MIN	MAX	UNITS	NOTES
t <sub>HLCH</sub>	t <sub>HA</sub>	H <sub>x</sub> to Force Hit Access Time		8	ns	
t <sub>HHCZ</sub>	t <sub>HHZ</sub>	H <sub>x</sub> to Compare High-Z		5	ns	
t <sub>HL-CGX</sub>	t <sub>HS</sub>	Force Hit to CG <sub>X</sub> Don't Care	2		ns	
t <sub>нн-сан</sub>	t <sub>HR</sub>	Force Hit to CG <sub>x</sub> Recognized	2		ns	
t <sub>MLCL</sub>	t <sub>MA</sub>	M <sub>X</sub> to Force Miss Access Time		8	ns	
tMHCZ	t <sub>MHZ</sub>	M <sub>x</sub> to Compare to High-Z	-	5	ns	
t <sub>ML-CGX</sub>	t <sub>MS</sub>	Force Miss to CG <sub>X</sub> Don't Care		2	ns	
t <sub>MH-CGH</sub>	t <sub>MR</sub>	Force Miss to CG <sub>X</sub> Recognized	2		ns	
t <sub>MLHX</sub>	t <sub>MHS</sub>	Force Miss to H <sub>X</sub> Don't Care	2		ns	
t <sub>мннн</sub>	t <sub>MHR</sub>	Force Miss To Hx Recognized	2		ns	

# FIGURE 5. W WRITE CYCLE



# FIGURE 6. S WRITE CYCLE





### FIGURE 7. READ CYCLE



# FIGURE 8. ADDRESS READ CYCLE



# FIGURE 9. CHIP ENABLE READ CYCLE





### FIGURE 10. CHIP SELECT READ CYCLE



# FIGURE 11. OUTPUT ENABLE READ CYCLE







### FIGURE 13. SUMMARY COMPARE CYCLE



### FIGURE 14. COMPARE CYCLE





# FIGURE 15. LATE WRITE - HIT CYCLE



# FIGURE 16. COMPARE - WRITE HIT - COMPARE CYCLE



## FIGURE 17. LATE READ - HIT CYCLE





# FIGURE 18. COMPARE - READ HIT - COMPARE CYCLE



# FIGURE 19. EARLY WRITE - HIT CYCLE



### FIGURE 20. EARLY READ - HIT CYCLE



# FIGURE 21. RESET CYCLE



# FIGURE 22. VALID COMPARE - RESET





# ABSOLUTE MAXIMUM RATINGS

Voltage on any pin relative to V <sub>SS</sub>	1.5 to	7.0 volts
Ambient Operating Temperature (T <sub>A</sub> )	0	) to 70 ℃
Ambient Temperature under Bias	. −55°C	to 125°C
Ambient Storage Temperature (Plastic)	55℃	to 125°C
Total Device Power Dissipation		2.5 Watts
RMS Output Current per Pin		25mA
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage	to the de	vice. This

is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **RECOMMENDED DC OPERATING CONDITIONS**

 $(T_{A} = 0 \text{ to } 70 \,^{\circ}\text{C})$ 

SYM	PARAMETER	MIN	ТҮР	MAX	UNITS	NOTE
V <sub>cc</sub>	Supply Voltage	4.5	5.0	5.5	V	
V <sub>SS</sub>	Supply Voltage	0	0	0	V	
VIH	Logic 1 Input	2.2		V <sub>CC</sub> +0.3	V	5
VIL	Logic 0 Input	-0.3		0.8	V	5

NOTE: All voltages referenced to VSS.

### DC ELECTRICAL CHARACTERISTICS

 $(T_A = 0 \text{ to } 70 \,^{\circ}\text{C}, V_{CC} = \pm 10\%)$ 

	-		LIMITS			
SYM	PARAMETER	MIN	ТҮР	MAX	UNITS	NOTE
Icc	Average Power Supply Current			225	mA	1
ICCA	Active Power Supply Current $(f = 0)$			150	mA	1
ICCD	Dynamic Power Supply Current per MHz			1.2	mA/MHz	1
I <sub>SB1</sub>	TTL Standby Current			70	mA	1
I,L	Input Leakage Current	-1		+1	μA	2
IOL	Output Leakage Current	-10		+10	μΑ	3
V <sub>OH</sub>	Logic 1 Output Voltage (I <sub>OUT</sub> = -4mA)	2.4			V	4
V <sub>OL</sub>	Logic 0 Output Voltage (I <sub>OUT</sub> = 8 mA)			0.4	V	4

### NOTES

- 1. Measured with outputs open. V<sub>CC</sub> max.
- 2. Measured with V<sub>IN</sub> = 0.0V to V<sub>CC</sub>. 3. Measured at CDQ<sub>0</sub>, DQ<sub>1</sub>-DQ<sub>19</sub>, C<sub>0</sub> and C<sub>1</sub>.

### CAPACITANCE

4. All voltages referenced to VSSO.

5. Inputs (P0-P3) require VIH min. = 4.5 volts and VIL max. = 0.5 volts.

 $(T_A = 25 \,^{\circ}C, f = 1.0 \,\text{MHz})$ 

		LIM	ITS		
SYM	PARAMETER	ТҮР	MAX	UNITS	NOTE
CI	Input Capacitance	4	4	pf	1
Co	Output Capacitance	8	10	pf	1,2

### NOTES

1. Sampled, not 100% tested. Measured at 1MHz. 2. Measured at all data I/O's, C0 and C1.



# AC TEST CONDITIONS

Input Levels	0 to 3	Volts
Transition Times		.5 ns
Input and Output Reference Levels	1.5	Volts
Ambient Temperature	0° to	70℃
V <sub>CC</sub>	0 Volts ±	10%





### **ORDERING INFORMATION**

PART NUMBER	ACCESS TIME	CYCLE TIME	PACKAGE TYPE	TEMPERATURE
MK4202(Q)-20	20ns	25ns	68 pin PLCC	0°C to 70°C

TAGRAM is a trademark of SGS-THOMSON Microelectronics, Inc.

