


1 MEG (1,048,576-BIT)
128 K X 8 CMOS SRAM

ADVANCE DATA

- BYTEWYDE™ 128K X 8 CMOS SRAM
- EQUAL CYCLE/ACCESS TIMES, 55,70,85NS MAX.
- LOW V_{CC} DATA RETENTION 2 VOLTS
- THREE STATE OUTPUT
- JEDEC STANDARD 32-PIN PACKAGE IN 600 MIL PLASTIC DIP, 400 MIL PLASTIC SOJ

PIN CONNECTION



DESCRIPTION

The MK48127 is a Mega-bit (1,048,576-bit) CMOS SRAM, organized as 131,072 words x 8 bits. It is fabricated using SGS-Thomson's low power, high performance, CMOS technology. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single +5V ± 10% supply, and all inputs and outputs are TTL compatible.

PIN NAMES

A ₀ -A ₁₆	Address Inputs
DQ ₀ -DQ ₇	Data I/O ₀₋₇
\bar{E}_1	Chip Enable 1, Active Low
E ₂ (*)	Chip Enable 2, Active High
\bar{G}	($\bar{O}E$) Output Enable
\bar{W}	Write/read Enable
V _{CC} , V _{SS}	+5V, GND
NC	No Connection

NOTES :
(*) For MK48128 ONLY

MK48127/128 THRUH TABLE

\bar{W}	\bar{E}_1	E ₂ (*)	\bar{G}	MODE	DQ	POWER
X	H	X	X	Deselect	Hi-Z	Standby
X	X	L	X	Deselect	Hi-Z	Standby
H	L	H	H	Read	Hi-Z	Active
H	L	H	L	Read	Q _{OUT}	Active
L	L	H	X	Write	D _{IN}	Active

NOTES :
(*) For MK48128 ONLY

