

## 32 K X 8 ZEROPOWER<sup>™</sup> RAM

#### ADVANCE DATA

- INTEGRATED ULTRA LOW POWER SRAM, POWER-FAIL CONTROL CIRCUIT AND BAT-TERY.
- UNLIMITED WRITE-CYCLES.
- READ-CYCLE TIME EQUALS WRITE-CYCLE TIME.
- PREDICTED BATTERY BACK-UP OF 10 YEARS @ 25°C.
- PIN AND FUNCTION COMPATIBLE WITH JE-DEC STANDARD 32K X 8 SRAMS.
- AUTOMATIC POWER-FAIL CHIP DESELECT / WRITE PROTECTION.
- DUAL WRITE PROTECT VOLTAGE: MK48Z30:4.75VOLTS. MK48Z30A: 4.50 VOLTS.



#### PIN CONNECTIONS

A 14	1		28	Vcc
A 12	13		27	W
A 7	3		26	A 13
A 6	4		25	A 8
A 5	5		24	A 9
A 4	6		23	A 11
A 3	7	MK48730/	22	Ø
A 2	8	MK48Z30A	21	A 10
A 1	9		20	E
A 0	[10]		19	DQ 7
DQ 0	11		18	DQ 6
DQ 1	12		17	DQ 5
DO 2	13		16	DQ 4
GND	14		15	DQ 3

#### Access R/W Cv-Part Number Vcc Time cle Time MK48Z30B - 10 100 ns 100 ns +10 / -5 % MK48Z30 B - 12 120 ns +10 / -5 % 120 ns MK48Z30 B - 15 150 ns 150 ns +10 / -5 % MK48Z30AB-10 100 ns 100 ns +10 / -10% MK48Z30AB-12 120 ns 120 ns +10 / -10% 150 ns 150 ns MK48Z30AB-15 +10/-10%

#### **PIN NAMES**

A0-A14	Address Input	Vcc	+5Volts
F	Chin Enable	W	Write Enable
L	Onp Enable	G	Output Enable
GND	Ground	DQ0-DQ7 Out	Data IN/Data

#### October 1989

DESCRIPTION

#### DESCRIPTION

The MK48Z30/30A combines an 32K x 8 full CMOS S RAM and 2 long life carbon mono-fluoride batteries in a single plastic DIP package. The MK48Z30/30A is a nonvolatille pin and function equivalent to any JEDEC standard 32Kx 8 SRAM. it also easily fits into many EPROM and EEPROM sockets, providing the non-volatility of the PROM s without any requiment for special writetiming,or limitations on the number of writes that can be performed.

In addition,the MK48Z30/30A has its own Powerfail Dectect Circuit. The circuit deselect s the device whenever V<sub>CC</sub> is below tolerance, providing a hight degree of data security in the midst of unpredictable system operations brought on by low V<sub>CC</sub>.



#### FIGURE 1 : MK48Z30/30A BLOCK DIAGRAM

#### TRUTH TABLE (MK48Z30/30A)

Vcc	E	G	W	MODE	DQ	POWER
< Vcc	VIH	Х	Х	Deselect	High Z	Standby
(Max)	VIL	Х	VIL	Write	DIN	Active
Vcc	VIL	VIL	VIH	Read	Dout	Active
(MIn)	VIL	VIH	VIH	Read	High Z	Active
< Vpfd	Х	Х	Х	Deselect	High Z	CMOS
(MIn)						Standby
> Vso						
≤ V <sub>SO</sub>	X	Х	X	Deselect	High Z	Battery
						Back-up
						Mode



### FIGURE 2 : POWER UP/DOWN TIMING

### AC ELECTRICAL CHARACTERISTICS (POWER -UP/DOWN TIMING) (0°C ≤ TA ≤ +70 C)

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
<b>t</b> PD	E or W at VIH Before Power Down	0		ns	
tF	$V_{\text{PFD}}$ (Max) to $V_{\text{PFD}}$ (Min) $V_{\text{CC}}$ FallTime	300		μs	2
t <sub>FB</sub>	VPFD (Min) to VSO VCC FallTime	10		μs	3
t <sub>RB</sub>	$V_{SO}$ to $V_{PFD}$ (Min) $V_{CC}$ Rise Time	1		μs	
tR	VPFD (Min) to VPFD (Max) VCC Rise Time	0		μs	
tREC	E or W at VIH After Power Up	5		ms	

### DC ELECTRICAL CHARACTERISTICS (POWER-UP/ DOWN TRIP POINTS) (0°C $\leq$ T<sub>A</sub> $\leq$ +70 C)

SYMBOL	PARAMETER		VALUES	LINITS	NOTES	
STINDOL		MIN TYP		МАХ		UNITS
Vpfd	Power- Fail Deselect Voltage (MK48Z30)	4.5	4.6	4.75	V	1
Vpfd	Power- Fail Deselect Voltage (MK48Z30A)	4.2	4.3	4.5	V	1
Vso	Battery Back-Up Switchover Voltage		3.0		V	1
ton	Expected Data Retention Time	10			YEARS	4

#### NOTES:

1. All voltages referenced to GND.

V<sub>PFD</sub>(Max) to V<sub>PFD</sub>(Min) fall times of less trmay result in deselection/write protection not occuring until 40 μs after V<sub>CC</sub> passes V<sub>PFD</sub> (Min).
V<sub>PFD</sub> (Max) to (Min) fall times of less than 10 μs may cause corruption of RAM data.

3 .  $V_{\text{PFD}}(\text{Min})$  to  $V_{\text{SO}}$  fall times of less than  $t_{\text{FB}}$  may cause corruption of RAM data.

4. 25 C ambient condition.



### **READ MODE**

The MK48Z30/30A is in the Read Mode whenever W (Write Enable) is high and E is low. The device architecture allows ripple-through access of data from eight of 262,144 locations in the static storage array. Thus, the unique address specified by the 14 Address inputs defines which one of the 32,768 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within tavov after the last address input signal is stable, providing that the Chip Enable and G access times are satisfied. If Chip Enable or G access times are not met, valid data will be available at the Chip Enable Access Time ( $t_{ELQV}$ ) or at Output Enable Access Time ( $t_{GLQV}$ ).

The state of the eight three-state Data I/O signals is controlled by Chip Enable and G. If the Outputs are activated before  $t_{AA}$ , the data lines will be driven to an indeterminate state until tAVQV. If the Address inputs are changed while Chip Enable and G remain low, output data will remain valid for Output Data Hold Time (tDHAX) but will go indeterminate until the next Address Access.



### FIGURE 3 : READ CYCLE TIMING

#### AC ELECTRICAL CHARACTERISTICS (READ CYCLE) (0°C $\leq$ TA $\leq$ + 70°C, VCC = 5.0 V +10% / -5%or -10%)

ALT.	STD.		48Z)	(X-10	48Z)	(X-12	48Z)	(X-15		
SYMBOL	SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	NOTE
tRC	tavav	Read Cycle Time	100		120		150			
taa	tavov	Address Access Time		100		120		150		
tCEA1	tELQV	E1 Access Time		100		120		150		
tcez	<b>t</b> EHQZ	Chip Enable Off Time		50		60		75		
toea	tglav	Output Enable Access Time		50		60		75	ns	
toez	t <sub>GHQZ</sub>	Output Enable Data Off Time	-	40		50		60		
tOEL	tGLQX	Output Enable To Q Low-z	5		5		5			
<b>t</b> CEL	<b>t</b> ELQX	Chip Enable To Q Low-z	10		10		10			
tон	tDHAX	Output Hold From Address	5		5		5			

### WRITE MODE

The MK48Z30/30A is in the Write Mode whenever Write Enable and Chip select are active. The start of a write is referenced to the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A write is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle. E or  $\overline{W}$  must return high or for minimum of tw<sub>R</sub> prior to the initiation of another read or write cycle. Data-in must be valid t<sub>DVEH</sub> prior to the end of write and remain valid for t<sub>WHDX</sub> afterward.

#### AC ELECTRICAL CHARACTERISTICS (WRITE CYCLE)

#### $(0 C \le T_A \le + 70^{\circ}C, V_{CC} = 5.0 V + 10\% / -5\% \text{ or } -10\%)$

ALT.	ALT. STD.		48Z)	<b>(X</b> -10	48Z)	(X-12	48Z)	(X-15		
SYMBOL SYMBOL	PARAMETER	MIN	мах	MIN	мах	MIN	MAX	UNITS	NOTE	
twc	tavav	Write Cycle Time	100		120		150			
tas	tavwl	Address Setup Time W Low	0		0		0			
tas	tAVEL	Address Setup Time E Low	0		0		0			
tcew	<b>t</b> ELEH	Chip Enable to End Of Write	80		100		130			
taw	tavwh	Address Valid to End Off Write	80		100		130			
taw	taven	Address Valid to End Off Write	80		100		130			
twew	twuwh	Write Pulse Width	50		70		100			
TCEZ	<b>t</b> ehoz	E Data of Time		50		60		75	ns	
twez	twLoz	W Data of Time		50		60		75		
twn	twhax	W High to Address Change	10		10		10			1
twa	tehax.	E High to Address Change	10		10		10			2
twa	twnw.	W High to W Low Next Cycle	10		10		10			
tos	tovwh	Data Setup Time to W High	50		60		70			1
tos	toveн	Data Setup Time to E High	50		60		70			2
t <sub>DH</sub>	twhox	Data Hold Time W High	5		5		5			1
tон	<b>t</b> EHDX	Data Hold Time E High	5		5		5		1	2

NOTES:

1. In a W Controlled Cycle.

2. In a E Controlled Cycle.

### FIGURE 4 : WRITE CYCLE TIMING



### DATA RETENTION MODE

With V<sub>CC</sub> applied, the MK48Z30/30A operates as a conventional BYTEWIDE static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V<sub>CC</sub> falls within the V<sub>PED</sub>(max), V<sub>PED</sub>(min) window.

A mid-write cycle power failure may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}(min)$ , the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than t<sub>F</sub>.

The power switching circuit connects external V<sub>CC</sub> to the RAM and disconnects the batteries when V<sub>CC</sub> rises above V<sub>SO</sub>. Normal RAM opetration can resume t<sub>REC</sub> after V<sub>CC</sub> exceeds V<sub>PED</sub>(max). Cuation should be taken to kepp E or W hight as V<sub>CC</sub> rises past V<sub>PFD</sub>(min) as some systems may perform inadvertent write cycles after V<sub>CC</sub> rises but before normal system operation begins.

#### BATTERY LONGIVITY

The useful life of the MK48Z30/30A is expected to ultimately come to an end for one of two reasons: either because the effects of aging render the cell useless before it can actually be discharged; or because they have been discharged while providing current to an external load.

With V<sub>CC</sub> on, the batteries are disconnected from the RAM and aging effects become th determining factor in battery-Storage Life.

With V<sub>CC</sub> off, the MK48Z30/30A initates back-up mode by swithching power from V<sub>CC</sub>input to the batteries. The leakage current drawn by the RAM represents the only load on the batteries and is referred as the Capacity Consomption

#### \* Storage Life

Figure 5 illustrates how temperature affects Storazge Life of the MK48Z30 batteries. The figure graphs the battery life as a function of temperature and the percentage of time VCC remains on.

Note that regardless off V<sub>CC</sub> Duty Cycle, Storage Life always decrases with an increase in temperature.

With V<sub>CC</sub> continuously off, representing a 0% Duty Cycle, the Storage Life of the batteries is short due to the load of the RAM which draws current (consumes batteries capacity).

.With  $V_{CC}$  continously on, representing a 100% Duty Cycle (t1%), the Storage Life of the batteries is long due to the RAM being disconnected from the batteries and drawning no current.

Two End-of- Life curves are presented in the Figure 6. They are labeled "100% Duty Cycle - Storage" (t1%), and "Average" (t50%). These terms are related to probability that a given number of failures will have accumulated by a particular point in time. If, for example, the batteries expected life at 70°C is an issue, Figure 5 indicates that an MK48Z30/30A has a 1% chance of having a battery failure 11 years into its life and a 50% chance of failure at the 20 year time.

#### **Back-Up Life Calculation**

1

 $Back-Up \ Life = \{[(TA_1 \div TT) \div BL_1] + [(TA_2 \div TT) \div BL_2] + ... + [(TAN \div TT) \div BL_N]\}$ 

$$TT = Total Time = TA_1 + TA_2 + ... + TA_N$$

BL<sub>1</sub>, BL<sub>2</sub>, BL<sub>N</sub> = Back-Up System Life at Temp.1, Temp.2, ect... (See Figure 5)

#### **Example Back-Up Life Calculation**

A cash register operates in an environment where the MK48Z30/30A is exposed to a 40°Ctemperatures at 50% power Duty Cycle for 5 days. The 6th day, the MK48Z30/30A is exposed to a 55°C temperature at 100% Duty Cycle. The 7th day, the regester is not used and is exposed to 25°C at 0% Duty Cycle.

Reading Predicted values from Figure 6 ;  $BL_1 = 4$  yrs,  $BL_2 = 40$  yrs,  $BL_3 = 5$  yrs. Total Time (TT) = 8760 hrs./yr.  $TA_1 = 6264$  hrs/yr,  $TA_2 = 1248$  hrs/yr,  $TA_3 = 1248$  hrs/yr.

> 1 Back-Up Life = {[(6264/8760) ÷ 8 ] + [(1248/8760) ÷ 40 ] + [(1248/8760) ÷ 10]}

> > = 9.3 years



SGS-THOMSON

571

#### FIGURE 5 : PREDICTED BATTERY STORAGE LIVE VS. TEMPERATURE AND V<sub>CC</sub> DUTY CYCLE

#### \* Capacity Consumption Life

The MK48Z30/30A bettery cells have a minimun rated capacity of 35 mAh each. The RAM, batterybacked mode, places a nominal load of 825 nA at 25 °C. At that rate, the MK48Z30/30A will consume the capacity of the battery cells in 84,848 hours or about 10 years. But as Figure 6 Shows, Capacity Consumption can be spread over a much longer period of time whem the V<sub>CC</sub> Duty Cycle is increased.

Capacity Consumption Life can be estimated by reading 0% V<sub>CC</sub> Duty Cycle Capacity Consumption Life directly from Figure 6 and dividing by one minus the expected V<sub>CC</sub> Duty Cycle.

#### **FIGURE 6**



For example, the Capacity Consumption Life of an MK48Z30/30A at 25°C and at 20% V<sub>CC</sub> Duty Cycle is:

10 Years / (1-0.20) = 12.5 Years

Naturally, battery-backed mode current varies with temperature. As Figure 7 indicates, the Current Consumption Life of the MK48Z30/30A in battery-Backed mode is also function of the temperature. Therefore, to calculate the Capacity Consumption Life of the MK48Z30/30A over temperature, the same equation is used except the corresponding Current Comnsumption Life for a specific temperature, derived from Figure 7 is substituted.

#### \* Back-Up Life

The Back-Up Life of the MK48Z30/30A is defined as the combination of the devices'operational factors as previously mentioned. Tha is, the combination of the Storage Life and Capacity Consumption of the batteries. Both of these factors have been graphically represented in the Figure 6 and are a function of the temperature.

Calculations of Back-Up Life begins relative to the first day power is applied to the device. Each MK48Z30/30A RAM is disconnected from the battery at time of manufacture to insure battery longevity. Only after V<sub>CC</sub> is initially applied is Back-Up Life affected.





Because the ambient temperature is dependent upon application controlled variables, only the user can estimate Back-Up Life in a given design. As long as ambient temperature is held reasonably constant, expected Back-Up Life can be read directly from Figure 5 If the MK48Z30/30A spends an appreciable amount of time at a variety of temperatures, the following equation should be used to estimate Back-Up Life.

### ABSOLUTE MAXIMUM RATINGS

PARAMETER	VALUES	UNITS
Voltage on any Pin Relative to GND	-0.3 to + 7.0	V
Ambient Operating (V <sub>CC</sub> On) Temperature (t <sub>A</sub> )	0 to 70	.c
Ambient Storage (V <sub>CC</sub> Off) Temperature	-40 to +70	°C
Total Device Power Dissipation	1.0	w
Output Current Per Pin (one Output at a Time)	50	mA

<sup>5</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is net implied. Exposure to the absolute maximum ratings conditions for extended periods of time may affect reliability.

CAUTION

Negative undershoots below -0.3 volts are not allowed on any pin while in the Battery Back-up mode

### **RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
Vcc	Supply Voltage (MK48Z30)	4.75	5.5	V	1
Vcc	Supply Voltage (MK48Z30A)	4.5	5.5	V	1
GND	Supply Voltage	0	0	V	1
ViH	Logic "1" Voltage All Inputs	2.2	Vcc + 0.3v	V	1
VIL	Logic "0" Voltage All Inputs	-0.3	0.8	V	1,2

### DC ELECTRICAL CHARACTERISTICS ( $0^{\circ}C \le T_A \le +70^{\circ}C$ ) (Vcc (min) $\le$ Vcc $\le$ Vcc (max))

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
lcc1	Average Vcc Power Supply Current		90	mA	3
lcc2	TTL Standby Current ( $\widetilde{E}_{1}{=}$ $V_{IH}$ or $\widetilde{E}{2}{=}V_{IL})$		5	Am	
lcc3	CMOS Standby Current (E <sub>1</sub> = Vcc -0.2v)		2	mA	4
l <sub>IL</sub>	Input Leakage Current (Any Input)	-2	2	μА	5
lol	Onput Leakage Current	-2	2	μА	5
Vон	Output Logic "1" Voltage ( I <sub>OUT</sub> =-1_0 mA)	2.4		V	
Vol	Output Logic "0" Voltage (I <sub>OUT</sub> = +2.1 mA)		0.4	V	

**SGS**·THOMSON

57

NOTES :

1. All voltages referenced to GND.

2. Negative spikes of -1.0 volts allowed for up to 10 ns once per Cycle.

3. Icc1 measured with outputs open.

4. 1mA typical.

5. Measured with Vcc ≥ V1 ≥ GND and outputs deselected.

### AC TEST CONDITION

### FIGURE 8 : OUPUT LOAD DIAGRAM



### CAPACITANCE (T<sub>A</sub> = 25 C)

SYMBOL	PARAMETER	MAX	UNITS	NOTES
Cı	Capacitance on All Pins (except DQ)	10.0	pF	1
C <sub>DQ</sub>	Capacitance on DQ Pins	10.0	pF	1,2

### ORDERING INFORMATION

PART NUMBER	ACCESS TIME (ns)	SUPPLY VOLTAGE	TEMPERATURE RANGE
MK48Z30-B10	100	5V+10%/-5%	0°C-70°C
MK48Z30-B12	120	5V+10%/-5%	0°C-70°C
MK48Z30-B15	150	5V+10%/-5%	0°C-70°C
MK48Z30A-B10	100	5V+10%/-10%	0°C-70°C
MK48Z30A-B12	120	5V+10%/-10%	0°C-70°C
MK48Z30A-B15	150	5V+10%/-10%	0°C-70°C

### FIGURE 9:28 PIN BATTERY PACKAGE DESCRIPTION

