# National Semiconductor

## MM54C175/MM74C175 Quad D Flip-Flop

### **General Description**

The MM54C175/MM74C175 consists of four positiveedge triggered D type flip-flops implemented with monolithic CMOS technology. Both are true and complemented outputs from each flip-flop are externally available. All four flip flops are controlled by a common clock and a common clear. Information at the D inputs meeting the set-up time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. The clearing operation, enabled by a negative pulse at Clear input, clears all four Q outputs to logical "0" and Q's to logical "1". All inputs are protected from static discharge by diode clamps to  $V_{CC}$  and GND.

#### **Features**

- Wide supply voltage range
- Guaranteed noise margin
- High noise immunity 0.45 V<sub>CC</sub> (typ.)
- Low power TTL compatibility

3.0 V to 15 V

1.0 V

#### **Connection Diagram and Truth Table**



Each Flip-Flop

INPUTS			OUTPUTS	
CLEAR	CLOCK	D	Q	ā
L	x	×	L	н
н	t	н	н	L
н	t	L	L	н
н	н	×	NC	NC
н	L	х	NC	NC

H = High level

L = Low level X = Irrelevant

Transition from low to high level

NC = No change





1-82

fan out of 2 driving 74L

## Absolute Maximum Ratings (Note 1)

Voltage at Any Pin	-0.3 V to V <sub>CC</sub> + 0.3 V
Operating Temperature Range	
MM54C175	-55°C to +125°C
MM74C175	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Package Dissipation	500 mW
Operating V <sub>CC</sub> Range	3 V to 15 V
Absolute Maximum V <sub>CC</sub>	18 V
Lead Temperature (Soldering, 10 sec.)	300°C

## DC Electrical Characteristics Max/min. limits apply across temperature range, unless otherwise noted.

	Parameter	Conditions	Min.	Тур.	Max.	Units
	CMOS to CMOS				· · ·	
V <sub>IN(1)</sub>	Logical "1" Input Voltage		3.5 8.0			v v
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$			1.5 2.0	v v
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 5.0 \text{ V}, I_{O} = -10 \mu \text{A}$ $V_{CC} = 10 \text{ V}, I_{O} = -10 \mu \text{A}$	4.5 9.0			v v
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 5.0 \text{ V}, I_0 = +10 \mu \text{A}$ $V_{CC} = 10 \text{ V}, I_0 = +10 \mu \text{A}$			0.5 1.0	V V
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{CC} = 15 V, V_{IN} = 15 V$		0.005	1.0	μA
IIN(0)	Logical "0" Input Current	$V_{CC} = 15 V, V_{IN} = 0 V$	-1.0	-0.005		μA
lcc	Supply Current	$V_{CC} = 15 V$		0.05	300	μA
	CMOS/LPTTL Interface					
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$\begin{array}{ccc} 54C & V_{CC} = 4.5V \\ 74C & V_{CC} = 4.75V \end{array}$	V <sub>CC</sub> - 1.5 V <sub>CC</sub> - 1.5			v v
VIN(0)	Logical "0" Input Voltage	$\begin{array}{ll} 54C & V_{CC} = 4.5  V \\ 74C & V_{CC} = 4.75  V \end{array}$			0.8 0.8	v v
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$\begin{array}{llllllllllllllllllllllllllllllllllll$	2.4 2.4			v v
V <sub>OUT(O)</sub>	Logical "0" Output Voltage	$\begin{array}{lll} 54C & V_{CC} = 4.5 \ \text{V}, & I_{O} = 360 \ \mu\text{A} \\ 74C & V_{CC} = 4.75 \ \text{V}, \ I_{O} = 360 \ \mu\text{A} \end{array}$			0.4 0.4	v v
	Output Drive (See 54C/74C F	amily Characteristics Data Sheet	) (Short Circ	uit Current)		
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 5.0 V$ $T_A = 25^{\circ}C, V_{OUT} = 0 V$	-1.75	-3.3		mA
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 10 V$ T <sub>A</sub> = 25°C, V <sub>OUT</sub> = 0 V	-8.0	-15		mA
ISINK	Output Sink Current (N-Channel)	$V_{CC} = 5.0 V$ $T_{A} = 25^{\circ}C, V_{OUT} = V_{CC}$	1.75	3.6		mA
ISINK	Output Sink Current (N-Channel)	$V_{CC} = 10 V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	8.0	16		mA

## AC Electrical Characteristics T<sub>A</sub> = 25°C, C<sub>L</sub> = 50 pF, unless otherwise noted

	Parameter	Conditions	Min.	Тур.	Max.	Units
t <sub>pd</sub>	Propagation Delay Time to a Logical "0" or Logical "1" from Clock to Q or Q	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		190 75	300 110	ns ns
t <sub>pd</sub>	Propagation Delay Time to a Logical "0" from Clear to Q	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		180 70	300 110	ns ns
t <sub>pd</sub>	Propagation Delay time to a Logical "1" from Clear to Q	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		230 90	400 150	ns ns
ts	Time Prior to Clock Pulse that Data must be Present	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	100 40	45 16		ns ns
t <sub>H</sub>	Time After Clock Pulse that Data must be Held	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	0	-11 -4		ns ns
tw	Minimum Clock Pulse Width	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		130 45	250 100	ns ns
tw	Minimum Clear Pulse Width	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		120 45	250 100	ns ns
tr	Maximum Clock Rise Time	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	15 5.0	450 125		μs μs
t <sub>f</sub>	Maximum Clock Fall Time	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	15 5.0	50 50		μs μs
f <sub>MAX</sub>	Maximum Clock Frequency	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	2.0 5.0	3.5 10		MHz MHz
C <sub>IN</sub>	Input Capacitance	Clear Input (Note 2) Any Other Input		10 5.0		pF pF
C <sub>PD</sub>	Power Dissipation Capacitance	Per Package (Note 3)		130	7	рF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90.

## **Switching Time Waveforms**



MM54C175/MM74C175