National Semiconductor

MM54C165/MM74C165 Parallel-Load 8-bit Shift Register

General Description

The MM54C165/MM74C165 is an 8-bit serial shift register which shifts data from QA to QH when clocked. Parallel inputs to each stage are enabled by a low level at the shift/load input. Also included is a gated clock input and a complementary output from the eighth bit.

Clocking is accomplished through a 2-input NOR-gate permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the shift/load high enables the other clock input. Data transfer occurs on the positive edge of the clock. The clock inhibit input should be changed to a high level only while the clock input is high. Parallel loading is inhibited as long as the shift/load input is high. When taken low, data at the parallel inputs is loaded directly into the register independent of the state of the clock.

Features

Wide supply voltage range Guaranteed noise margin

Low power TTL compatibility

High noise immunity

Direct overriding load

Fully static operation

Gated clock inputs


3.0 V to 15 V

1.0 V

0.45 V_{CC} (typ.)

fan out of 2 driving 74L





Absolute Maximum Ratings (Note 1)

Voltage at Any Pin	-0.3 V to V _{CC} + 0.3 V		
Operating Temperature Range			
MM54C165	-55°C to +125°C		
MM74C165	-40°C to +85°C		
Storage Temperature Range	-65°C to +150°C		
Absolute Maximum V _{CC}	18 V		
Package Dissipation	500 mW		
Operating V _{CC} Range	3 V to 15 V		
Lead Temperature (Soldering, 10 sec.)	300°C		

DC Electrical Characteristics Max./mln. limits apply across temperature range, unless otherwise noted.

	Parameter Conditions		Min.	Тур.	Max.	Units
	CMOS to CMOS		I			·
V _{IN(1)}	Logical "1" Input Voltage	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	3.5 8.0			v v
V _{IN(0)}	Logical "0" Input Voltage	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$			1.5 2.0	v v
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5.0 V, I_{O} = -10 \mu A$ $V_{CC} = 10 V, I_{O} = -10 \mu A$	4.5 9.0			v v
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5.0 V, I_{O} = +10 \mu A$ $V_{CC} = 10 V, I_{O} = +10 \mu A$			0.5 1.0	v v
l _{IN(1)}	Logical "1" Input Current	$V_{CC} = 15 V, V_{IN} = 15 V$		0.005	1.0	μA
IIN(O)	Logical "0" Input Current	$V_{CC} = 15 V, V_{IN} = 0 V$	-1.0	-0.005		μA
lcc	Supply Current	$V_{CC} = 15 V$		0.05	300	μA
	CMOS to LPTTL Interface	• • • • • • • • • • • • •				
V _{IN(1)}	Logical "1" Input Voltage	$\begin{array}{ccc} 54C & V_{CC} = 4.5 V \\ 74C & V_{CC} = 4.75 V \end{array}$	V _{CC} - 1.5 V _{CC} - 1.5			V v
VIN(0)	Logical "0" Input Voltage	54C $V_{CC} = 4.5 V$ 74C $V_{CC} = 4.75 V$			0.8 0.8	v v
V _{OUT(1)}	Logical "1" Output Voltage	54C $V_{CC} = 4.5 V$, $I_{O} = -360 \mu A$ 74C $V_{CC} = 4.75 V$, $I_{O} = -360 \mu A$	2.4 2.4			v v
V _{OUT(O)}	Logical "0" Output Voltage	$\begin{array}{lll} 54C & V_{CC} = 4.5 \ V, & I_{O} = 360 \ \mu A \\ 74C & V_{CC} = 4.75 \ V, & I_{O} = 360 \ \mu A \end{array}$			0.4 0.4	v v
	Output Drive (See 54C/74C F	amily Characteristics Data Sheet) (Si	nort Circuit Cu	rrent)		-00
SOURCE	Output Source Current (P-Channel)	$V_{CC} = 5.0 V$ T _A = 25°C, V _{OUT} = 0 V	-1.75	-3.3		mA
SOURCE	Output Source Current (P-Channel)	$V_{CC} = 10 V$ $T_A = 25^{\circ}C, V_{OUT} = 0 V$	-8.0	-15		mA
I _{SINK}	Output Sink Current (N-Channel)	$V_{CC} = 5.0 V$ $T_A = 25^{\circ}C, V_{OUT} = V_{CC}$	1.75	3.6		mA
ISINK	Output Sink Current (N-Channel)	$V_{CC} = 10 V$ T _A = 25°C, V _{OUT} = V _{CC}	8.0	16		mA


	Parameter	Parameter Conditions Min.		Typ.	Max.	Units
t _{pd0} , t _{pd1}	Propagation Delay Time to a Logical "0" or Logical "1" from Clock or Load to Q or Q	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		200 80	400 200	ns ns
t _{pd0} , t _{pd1}	Propagation Delay Time to a Logical "0" or Logical "1" from H to Q or Q	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		200 80	400 200	ns ns
ts	Clock Inhibit Set-up Time	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	150 60	75 30	0	ns ns
ts	Serial Input Set-up Time	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	50 30	25 15		ns ns
t _H	Serial Input Hold Time	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	50 30	0 0		ns ns
ts	Parallel Input Set-up Time	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	150 60	75 30		ns ns
t _H	Parallel Input Hold Time	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	50 30	0		ns ns
tw	Minimum Clock Pulse Width	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		70 30	200 100	ns ns
tw	Minimum Load Pulse Width	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$		85 30	180 90	ns ns
f _{MAX}	Maximum Clock Frequency	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	2.5 5.0	6.0 12		MHz MHz
t _r , t _f	Maximum Clock Rise and Fall Time	$V_{CC} = 5.0 V$ $V_{CC} = 10 V$	10 5.0			μs μs
CIN	Input Capacitance	(Note 2)		5.0		pF
CPD	Power Dissipation Capacitance	(Note 3)		65		pF

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Capacitance is guaranteed by periodic testing.

Note 3: CPD determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics application note AN-90.

Switching Time Waveforms



Truth Table

	INTERNAL		INPUTS				
OUTPUT	OUTPUTS		PARALLEL			CLOCK	SHIFT/
QH	QB	QA	ΑΗ	SERIAL	CLOCK	INHIBIT	LOAD
h	ь	a	ah	×	×	×	L
QHO	Q _{B0}	0 _{A0}	x	×	L L	ι	н
QGn	QAn	н	x	н	1	L	н
QGn	QAn	L	x	(L	t t	lι	н
QHO	Q _{BC}	O _{A0}	x	×	1	н	н

 $H=V_{\mathsf{IN}(1)},\ \mathsf{L}=V_{\mathsf{IN}(0)}$


X = irrelevant

 $1 = \text{transition from V}_{IN(0)}$ to V $_{IN(1)}$

a...h = the level at data inputs A thru H

 Δ_{AO} , Δ_{BO} , Δ_{HO} = the level of Δ_A , Δ_B or Δ_H , before the indicated input conditions were established Δ_{AO} , Δ_{BO} , Δ_{HO} = the level of Δ_A or Δ_B before the most recent 1 transition of the clock

Logic Waveforms



MM54C165/MM74C165