

**MNLMC662AM-X REV 0B1**

 Original Creation Date: 08/21/95  
 Last Update Date: 10/23/98  
 Last Major Revision Date: 04/01/98

**CMOS DUAL OPERATIONAL AMPLIFIER**
**General Description**

The LMC662 CMOS Dual operational amplifier is ideal for operation from a single supply. It operates from +5V to +15V and features rail-to-rail output swing in addition to an input common-mode range that includes ground. Performance limitations that have plagued CMOS amplifiers in the past are not a problem with this design. Input Offset Current, drift and broadband noise, as well as voltage gain into realistic loads (2k Ohms and 600 Ohms), are all equal to, or better than, widely accepted bipolar equivalents.

This chip is built with National's advanced Double-Poly-Silicon-Gate CMOS process.

See the LMC660 datasheet for a Quad CMOS operational amplifier with these same features.

**Industry Part Number**

LMC662AM

**NS Part Numbers**

LMC662AMJ/883

**Prime Die**

LMC662

**Controlling Document**

5962-9209401MPA

**Processing**

MIL-STD-883, Method 5004

**Quality Conformance Inspection**

MIL-STD-883, Method 5005

**Subgrp Description Temp ( °C)**

|    |                     |      |
|----|---------------------|------|
| 1  | Static tests at     | +25  |
| 2  | Static tests at     | +125 |
| 3  | Static tests at     | -55  |
| 4  | Dynamic tests at    | +25  |
| 5  | Dynamic tests at    | +125 |
| 6  | Dynamic tests at    | -55  |
| 7  | Functional tests at | +25  |
| 8A | Functional tests at | +125 |
| 8B | Functional tests at | -55  |
| 9  | Switching tests at  | +25  |
| 10 | Switching tests at  | +125 |
| 11 | Switching tests at  | -55  |

**Features**

- Rail-to-rail output swing.
- Specified for 2k Ohm and 600 Ohm loads.
- High voltage gain. 126dB
- Low input offset voltage. 3mV
- Low offset voltage drift. 1.3uV/ C
- Ultra low input bias current. 2fA
- Input common-mode range includes V-.
- Operating range from +5V to +15V supply.
- $I_{ss} = 400\mu\text{A}/\text{amplifier}$ ; independent of V+.
- Low distortion. 0.01% at 10kHz
- Slew rate. 1.1V/us

**Applications**

- High-impedance buffer or preamplifier.
- Precision current-to-voltage converter.
- Long-term integrator.
- Sample-and-Hold circuit.
- Peak detector.
- Medical instrumentation.
- Industrial controls.
- Automotive sensors.

**(Absolute Maximum Ratings)**

(Note 1)

|   |                      |
|---|----------------------|
| Supply Voltage (V+ - V-)                    | 16V                  |
| Differential Input Voltage                  | ±Supply Voltage      |
| Voltage at Input/Output Pins                | (V+)+0.3V, (V-)-0.3V |
| Current at Input Pin<br>(Note 4)            | ±5mA                 |
| Current at Output Pin<br>(Note 3)           | ±18mA                |
| Current at Power Supply Pin                 | 35mA                 |
| Maximum Junction Temperature                | 150 C                |
| Power Dissipation<br>(Note 2)               | 170mW                |
| Output Short Circuit to V+<br>(Note 4)      |                      |
| Output Short Circuit to V-<br>(Note 3)      |                      |
| Storage Temperature Range                   | -65 C to +150 C      |
| Operating Temperature Range                 | -55 C ≤ TA ≤ +125 C  |
| Thermal Resistance<br>(Note 6)              |                      |
| ThetaJA                                     |                      |
| 8-Pin CERAMIC DIP (Still Air)               | TBD                  |
| (500LF/Min Air flow)                        | TBD                  |
| ThetaJC                                     |                      |
| 8-Pin CERAMIC DIP                           | TBD                  |
| Lead Temperature<br>(Soldering, 10 seconds) | 260 C                |
| ESD Tolerance<br>(Note 5)                   | 500V                 |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by Tjmax (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is Pdmax = (Tjmax - TA)/ThetaJA or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature and/or multiple Op Amp shorts can result in exceeding the maximum allowed junction temperature of 150 C. Output currents in excess of ±30mA over long term may adversely affect reliability.

Note 4: Do not connect output to V+, when V+ is greater than 13V or reliability may be adversely affected.

Note 5: Human body model, 1.5k Ohms in series with 100pF.

**(Continued)**

Note 6: All numbers apply for packages soldered directly into a PC board.

### **Recommended Operating Conditions**

(Note 1)

Supply Voltage Range

4.75V to 15.5V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

## Electrical Characteristics

### DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)  
 DC:  $V_+ = +5V$ ,  $V_- = 0V$ ,  $V_{cm} = 1.5V$ ,  $V_o = V_+/2$ ,  $R_l > 1M\ \Omega$ ,  $R_s = 0$

| SYMBOL | PARAMETER                             | CONDITIONS  | NOTES | PIN-NAME | MIN           | MAX  | UNIT | SUB-GROUPS |
|--------|---------------------------------------|---|-------|----------|---------------|------|------|------------|
| Vio    | Input Offset Voltage                  |   |       |          | -3.0          | 3.0  | mV   | 1          |
|        |                                       |   |       |          | -3.5          | 3.5  | mV   | 2, 3       |
| Iib    | Input Bias Current                    |   |       |          | -20           | 20   | pA   | 1          |
|        |                                       |   |       |          | -100          | 100  | pA   | 2, 3       |
| Iio    | Input Offset Current                  |   |       |          | -20           | 20   | pA   | 1          |
|        |                                       |   |       |          | -100          | 100  | pA   | 2, 3       |
| CMRR   | Common Mode Rejection Ratio           | $V_{cm} = 0V$ and $12V$ , $V_+ = 15V$             |       |          | 70            |      | dB   | 1          |
|        |                                       |   |       |          | 68            |      | dB   | 2, 3       |
| PSRR   | Positive Power Supply Rejection Ratio | $V_+ = 5V$ and $15V$ , $V_o = 2.5V$ , $V_- = 0V$  |       |          | 70            |      | dB   | 1          |
|        |                                       |   |       |          | 68            |      | dB   | 2, 3       |
| PSRR   | Negative Power Supply Rejection Ratio | $V_- = -10V$ and $0V$ , $V_o = 2.5V$ , $V_+ = 5V$ |       |          | 84            |      | dB   | 1          |
|        |                                       |   |       |          | 82            |      | dB   | 2, 3       |
| Vcm    | Input Common Mode Voltage Range       | $V_+ = 5V$ and $15V$ For $CMRR \geq 50dB$         |       |          | $V_+$<br>-2.3 | -0.1 | V    | 1          |
|        |                                       |   |       |          | $V_+$<br>-2.6 | 0    | V    | 2, 3       |
| Io     | Output Current<br>$V_+ = 5V$          | Sourcing, $V_o = 0V$                              |       |          | 16            |      | mA   | 1          |
|        |                                       |   |       |          | 12            |      | mA   | 2, 3       |
|        |                                       | Sinking, $V_o = 5V$                               |       |          | 16            |      | mA   | 1          |
|        |                                       |   |       |          | 12            |      | mA   | 2, 3       |
| Io     | Output Current<br>$V_+ = 15V$         | Sourcing, $V_o = 0V$                              |       |          | 19            |      | mA   | 1, 2, 3    |
|        |                                       | Sinking, $V_o = 13V$                              |       |          | 19            |      | mA   | 1, 2, 3    |
| Icc    | Supply Current                        | Both Amplifiers $V_o = 1.5V$                      |       |          | 0.258         | 1.3  | mA   | 1          |
|        |                                       |   |       |          | 0.310         | 1.8  | mA   | 2, 3       |
|        |                                       | $V_+ = 15V$ , Both amps, $V_o = 1.5V$             |       |          | 0.258         | 2.5  | mA   | 1          |
|        |                                       |   |       |          | 0.200         | 4.3  | mA   | 2, 3       |

## Electrical Characteristics

### DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)  
DC:  $V_+ = +5V$ ,  $V_- = 0V$ ,  $V_{cm} = 1.5V$ ,  $V_o = V_+/2$ ,  $R_l > 1M \text{ Ohm}$ ,  $R_s = 0$

| SYMBOL   | PARAMETER                 | CONDITIONS   | NOTES        | PIN-NAME                                       | MIN   | MAX  | UNIT | SUB-GROUPS |   |      |
|--|---------------------------|--|--------------|--|-------|------|------|------------|---|------|
| A <sub>vs</sub>                                  | Large Signal Voltage Gain | Sourcing $V_o = 7.5V$ to $11.5V$ ,<br>$R_l$ Connected to $7.5V$ , $V_+ = 15V$ ,<br>$R_l = 2K \text{ Ohm}$  | 1            |  | 400   |      | V/mV | 4          |   |      |
|  |                           |  | 1            |  | 300   |      | V/mV | 5, 6       |   |      |
|  |                           | Sourcing $V_o = 7.5V$ to $11.5V$ ,<br>$R_l$ Connected to $7.5V$ , $V_+ = 15V$ ,<br>$R_l = 600 \text{ Ohm}$ | 1            |  | 200   |      | V/mv | 4          |   |      |
|  |                           |  | 1            |  | 150   |      | V/mv | 5, 6       |   |      |
|  |                           | Sinking $V_o = 2.5V$ to $7.5V$ ,<br>$R_l$ Connected to $7.5V$ , $V_+ = 15V$ ,<br>$R_l = 2K \text{ Ohm}$    | 1            |  | 180   |      | V/mV | 4          |   |      |
|  |                           |  | 1            |  | 70    |      | V/mV | 5, 6       |   |      |
|  |                           | Sinking $V_o = 2.5V$ to $7.5V$ ,<br>$R_l$ Connected to $7.5V$ , $V_+ = 15V$ ,<br>$R_l = 600 \text{ Ohm}$   | 1            |  | 100   |      | V/mV | 4          |   |      |
|  |                           |  | 1            |  | 20    |      | V/mV | 5, 6       |   |      |
|  |                           | V <sub>op</sub>  | Output Swing | $V_+ = 5V$ , $R_l = 2K \text{ Ohm}$ to $V_+/2$ |       |      | 4.82 | 0.15       | V | 4    |
|  |                           |  |              |  |       |      | 4.77 | 0.19       | V | 5, 6 |
| $V_+ = 5V$ , $R_l = 600 \text{ Ohm}$ to $V_+/2$  |                           |  |              |  | 4.41  | 0.50 | V    | 4          |   |      |
|  |                           |  |              |  | 4.24  | 0.63 | V    | 5, 6       |   |      |
| $V_+ = 15V$ , $R_l = 2K \text{ Ohm}$ to $V_+/2$  |                           |  |              |  | 14.50 | 0.35 | V    | 4          |   |      |
|  |                           |  |              |  | 14.40 | 0.43 | V    | 5, 6       |   |      |
| $V_+ = 15V$ , $R_l = 600 \text{ Ohm}$ to $V_+/2$ |                           |  |              |  | 13.35 | 1.16 | V    | 4          |   |      |
|  |                           |  |              |  | 13.02 | 1.42 | V    | 5, 6       |   |      |

### AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)  
AC:  $V_+ = +5V$ ,  $V_- = 0V$ ,  $V_{cm} = 1.5V$ ,  $V_o = V_+/2$ ,  $R_l > 1M \text{ Ohm}$ ,  $R_s = 0$

|                 |                |              |   |  |     |  |      |         |
|-----------------|----------------|--------------|---|--|-----|--|------|---------|
| Sr <sub>±</sub> | Slew Rate      | $V_+ = +15V$ | 2 |  | 0.8 |  | V/uS | 4       |
| Sr <sub>±</sub> | Slew Rate      | $V_+ = +15V$ | 2 |  | 0.5 |  | V/uS | 5, 6    |
| G <sub>bw</sub> | Gain Bandwidth | $f = 50KHz$  |   |  | 0.5 |  | MHz  | 4, 5, 6 |

Note 1:  $V_{cm} = 7.5V$  and  $R_l$  connected to  $7.5V$ .

Note 2: +Sr: Connected as Voltage Follower with 0-10V step input. Measurement taken from 4V to 8V. -Sr: Connected as Voltage Follower with 10-0V step input. Measurement taken from 6V to 2V.




## Graphics and Diagrams

| GRAPHICS# | DESCRIPTION                  |
|-----------|------------------------------|
| 06086HRC4 | CERDIP (J), 8 LEAD (B/I CKT) |
| J08ARL    | CERDIP (J), 8 LEAD (P/P DWG) |
| P000166A  | CERDIP (J), 8 LEAD (PINOUT)  |

See attached graphics following this page.

REVISIONS

| LTR | DESCRIPTION                    | E.C.N. | DATE     | BY/APP'D |
|-----|--------------------------------|--------|----------|----------|
| L   | REVISE PER CURRENT STD; REDRAW | 10002  | 09/21/93 | TL/      |



MILAERO  
CONFIGURATION CONTROL  
MIL-M-38510  
CONFIGURATION CONTROL


CONTROLLING DIMENSION: INCH

| APPROVALS                      | DATE     | NATIONAL SEMICONDUCTOR CORPORATION<br>2900 Semiconductor Drive, Santa Clara, CA 95052-8090 |                |
|--------------------------------|----------|--|----------------|
| DRAWN <b>T. LEQUANG</b>        | 09/21/93 | SCALE  | DRAWING NUMBER |
| DFTG. CHK.                     |          | N/A  | B              |
| ENGR. CHK.                     |          | DO NOT SCALE DRAWING   | SHEET          |
| APPROVAL                       |          |  | OF             |
| <br>PROJECTION<br>INCH<br>[MM] |          | REV  | L              |
|                                |          | 8 LEAD   |                |
|                                |          | CERDIP (J),  |                |
|                                |          | MKT-J08A   |                |

NOTES: UNLESS OTHERWISE SPECIFIED

- LEAD FINISH TO BE 200 MICROMETERS / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
- JEDEC REGISTRATION MO-036, VARIATION AA, DATED 04/1981.





LMC662AMJ/883  
8 - LEAD DIP  
CONNECTION DIAGRAM  
TOP VIEW  
P000166A

**Revision History**

| <b>Rev</b> | <b>ECN #</b> | <b>Rel Date</b> | <b>Originator</b> | <b>Changes</b>  |
|------------|--------------|-----------------|-------------------|---|
| 0A0        | M0000608     | 10/23/98        | Barbara Lopez     | Initial Release to MDS: MNLMC662AM-X Rev. 0A0.  |
| 0B1        | M0002852     | 10/23/98        | Barbara Lopez     | Update MDS: MNLMC662AM-X Rev. 0A0 to MNLMC662AM-X Rev. 0B1. Updated B/I graphic. Updated SMD drawing number to match SMD. Updated Subgroups to match SMD. |