

## Advance Information

MPC7457RXNXPNS/D  
Rev. 0, 2/2003

MPC7457 Part Number  
Specification for the  
MPC74x7RXnnnnNx Series



*Motorola Part  
Numbers Affected:*  
XPC7457RX1000NB  
XPC7447RX1000NB

This document describes part-number-specific changes to recommended operating conditions and revised electrical specifications, as applicable, from those described in the general *MPC7457 RISC Microprocessor Hardware Specifications* (Order No. MPC7457EC/D).

Specifications provided in this document supersede those in the *MPC7457 RISC Microprocessor Hardware Specifications*, Rev. 0 or later, for the part numbers listed in Table A only. Specifications not addressed herein are unchanged. Because this document is frequently updated, refer to <http://www.motorola.com/semiconductors> or to your Motorola sales office for the latest version.

Note that headings and table numbers in this document are not consecutively numbered. They are intended to correspond to the heading or table affected in the general hardware specification.

Part numbers addressed in this document are listed in Table A.

**Table A. Part Numbers Addressed by this Data Sheet**

Motorola Part Number	Operating Conditions			Significant Differences from Hardware Specification
	CPU Frequency (MHz)	V <sub>DD</sub>	T <sub>j</sub> (°C)	
XPC7457RX1000NB	1000	1.1 V ± 50 mV	0 to 105	Modified core frequency and voltage to reduce power consumption, modified processor bus clock frequency and AC timing.
XPC7447RX1000NB				

**Note:** The X prefix in a Motorola part number designates a "Pilot Production Prototype" as defined by Motorola SOP 3-13. These are from a limited production volume of prototypes manufactured, tested, and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.

## Features

# 1.1 Features

This section summarizes changes to the features of the MPC7457 described in the *MPC7457 RISC Microprocessor Hardware Specifications*.

- Power management
  - 1.1-V processor core

## 1.3 General Parameters

- Core power supply: 1.1 V  $\pm$  50 mV DC nominal

### 1.5.1 DC Electrical Characteristics

Table 4 provides the recommended operating conditions for the MPC7457 part numbers described herein.

**Table 4. Recommended Operating Conditions**

Characteristic	Symbol	Recommended Value	Unit
Core supply voltage	$V_{DD}$	1.1 V $\pm$ 50 mV	V
PLL supply voltage	$AV_{DD}$	1.1 V $\pm$ 50 mV	V

**Note:** These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 7 provides the power consumption for the MPC7457 part numbers described herein.

**Table 7. Power Consumption for MPC7457**

	Processor (CPU) Frequency	Unit	Notes
	1000 MHz		
<b>Full-Power Mode</b>			
Typical	7.5	W	1, 3
Maximum	12.5	W	1, 2
<b>Doze Mode</b>			
Typical	—	W	4
<b>Nap Mode</b>			
Typical	TBD	W	1, 2
<b>Sleep Mode</b>			
Typical	TBD	W	1, 2
<b>Deep Sleep Mode (PLL Disabled)</b>			
Typical	2.0	W	1, 3

**Notes:**

1. These values apply for all valid processor bus and L3 bus ratios. The values do not include I/O supply power ( $OV_{DD}$  and  $GV_{DD}$ ) or PLL supply power ( $AV_{DD}$ ).  $OV_{DD}$  and  $GV_{DD}$  power is system dependent, but is typically <5% of  $V_{DD}$  power. Worst case power consumption for  $AV_{DD} < 3$  mW.
2. Maximum power is the maximum measured at nominal  $V_{DD}$  and maximum operating junction temperature (see Table 4) while running an entirely cache-resident, contrived sequence of instructions which keep all the execution units maximally busy.
3. Typical power is an average value measured at the nominal recommended  $V_{DD}$  (see Table 4) and 65°C while running the Dhrystone 2.1 benchmark and achieving 2.3 Dhrystone MIPs/MHz.
4. Doze mode is not a user-definable state; it is an intermediate state between Full-Power and either Nap or Sleep mode. As a result, power consumption for this mode is not tested.

## General Parameters

Table 8 provides the clock AC timing specifications for the MPC7457 part numbers described herein.

**Table 8. Clock AC Timing Specifications**

At recommended operating conditions. See Table 4.

Characteristic	Symbol	Maximum Processor Core Frequency		Unit	Notes
		1000 MHz			
		Min	Max		
Processor frequency	$f_{\text{core}}$	500	1000	MHz	1
VCO frequency	$f_{\text{VCO}}$	1000	2000	MHz	1
SYSCLK frequency	$f_{\text{SYSCLK}}$	33	133	MHz	
SYSCLK cycle time	$t_{\text{SYSCLK}}$	7.5	30	ns	

**Note:**

- Caution:** The SYSCLK frequency, PLL\_CFG[0:4] settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) frequency, and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies (see Table 4 in the *MPC7457 RISC Microprocessor Hardware Specifications*). Refer to the PLL\_CFG[0:4] signal description in Section 1.9.1, “PLL Configuration,” for valid PLL\_CFG[0:4] settings.

### 1.5.2.2 Processor Bus AC Specifications

Table 9 provides the processor bus AC timing specifications for the MPC7457 as defined in Figure 4 and Figure 5. Timing specifications for the L3 bus are provided in Section 1.5.2.3, “L3 Clock AC Specifications.”

**Table 1-9. Processor Bus AC Timing Specifications <sup>1</sup>**

At recommended operating conditions. See Table 4.

Parameter	Symbol <sup>2</sup>	All Speed Grades		Unit	Notes
		Min	Max		
Mode select input setup to $\overline{\text{HRESET}}$	$t_{\text{MVRH}}$	8	—	$t_{\text{SYSCLK}}$	3, 4, 5, 6
$\overline{\text{HRESET}}$ to mode select input hold	$t_{\text{MXRH}}$	0	—	ns	3, 6
Input setup times: A[0:35], AP[0:4] D[0:63], DP[0:7] $\overline{\text{AACK}}$ , $\overline{\text{ARTRY}}$ , $\overline{\text{BG}}$ , $\overline{\text{CKSTP\_IN}}$ , $\overline{\text{DBG}}$ , DTI[0:3], $\overline{\text{GBL}}$ , $\overline{\text{TBST}}$ , TSIZ[0:2], TT[0:3], $\overline{\text{QACK}}$ , $\overline{\text{TA}}$ , TBEN, $\overline{\text{TEA}}$ , $\overline{\text{TS}}$ , EXT_QUAL, PMON_IN, SHD[0:1]	$t_{\text{AVKH}}$ $t_{\text{DVKH}}$ $t_{\text{IVKH}}$	2.0 2.0 2.0	— — —	ns	
Input hold times: A[0:35], AP[0:4] D[0:63], DP[0:7] $\overline{\text{AACK}}$ , $\overline{\text{ARTRY}}$ , $\overline{\text{BG}}$ , $\overline{\text{CKSTP\_IN}}$ , $\overline{\text{DBG}}$ , DTI[0:3], $\overline{\text{GBL}}$ , $\overline{\text{TBST}}$ , TSIZ[0:2], TT[0:3], $\overline{\text{QACK}}$ , $\overline{\text{TA}}$ , TBEN, $\overline{\text{TEA}}$ , $\overline{\text{TS}}$ , EXT_QUAL, PMON_IN, SHD[0:1]	$t_{\text{AXKH}}$ $t_{\text{DXKH}}$ $t_{\text{IXKH}}$	0 0 0	— — —	ns	
Output valid times: A[0:35], AP[0:4] D[0:63], DP[0:7] $\overline{\text{AACK}}$ , $\overline{\text{ARTRY}}$ , $\overline{\text{BG}}$ , $\overline{\text{CKSTP\_IN}}$ , $\overline{\text{DBG}}$ , DTI[0:3], $\overline{\text{GBL}}$ , $\overline{\text{TBST}}$ , TSIZ[0:2], TT[0:3], $\overline{\text{QACK}}$ , $\overline{\text{TA}}$ , TBEN, $\overline{\text{TEA}}$ , $\overline{\text{TS}}$ , EXT_QUAL, PMON_IN, SHD[0:1]	$t_{\text{KHAV}}$ $t_{\text{KH DV}}$ $t_{\text{KHO V}}$	— — —	2.5 2.5 2.5	ns	
Output hold times: A[0:35], AP[0:4] D[0:63], DP[0:7] $\overline{\text{AACK}}$ , $\overline{\text{ARTRY}}$ , $\overline{\text{BG}}$ , $\overline{\text{CKSTP\_IN}}$ , $\overline{\text{DBG}}$ , DTI[0:3], $\overline{\text{GBL}}$ , $\overline{\text{TBST}}$ , TSIZ[0:2], TT[0:3], $\overline{\text{QACK}}$ , $\overline{\text{TA}}$ , TBEN, $\overline{\text{TEA}}$ , $\overline{\text{TS}}$ , EXT_QUAL, PMON_IN, SHD[0:1]	$t_{\text{KHAX}}$ $t_{\text{KHDX}}$ $t_{\text{KH OX}}$	0.5 0.5 0.5	— — —	ns	
SYSCLK to output enable	$t_{\text{KH OE}}$	0.5	—	ns	
SYSCLK to output high impedance (all except $\overline{\text{TS}}$ , $\overline{\text{ARTRY}}$ , $\overline{\text{SHD0}}$ , $\overline{\text{SHD1}}$ )	$t_{\text{KH OZ}}$	—	3.5	ns	
SYSCLK to $\overline{\text{TS}}$ high impedance after precharge	$t_{\text{KHTSPZ}}$	—	1	$t_{\text{SYSCLK}}$	5, 7, 10
Maximum delay to $\overline{\text{ARTRY}}/\overline{\text{SHD0}}/\overline{\text{SHD1}}$ precharge	$t_{\text{KHARP}}$	—	1	$t_{\text{SYSCLK}}$	5, 8, 9, 10

## General Parameters

**Table 1-9. Processor Bus AC Timing Specifications <sup>1</sup> (continued)**

At recommended operating conditions. See Table 4.

Parameter	Symbol <sup>2</sup>	All Speed Grades		Unit	Notes
		Min	Max		
SYSCLK to $\overline{\text{ARTRY}}/\overline{\text{SHD0}}/\overline{\text{SHD1}}$ high impedance after precharge	$t_{\text{KHARPZ}}$	—	2	$t_{\text{SYSCLK}}$	5, 8, 9, 10

### Notes:

- All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge of the input SYSCLK. All output specifications are measured from the midpoint of the rising edge of SYSCLK to the midpoint of the signal in question. All output timings assume a purely resistive 50-Ω load (see Figure 4). Input and output timings are measured at the pin; time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- The symbology used for timing specifications herein follows the pattern of  $t_{(\text{signal})(\text{state})(\text{reference})(\text{state})}$  for inputs and  $t_{(\text{reference})(\text{state})(\text{signal})(\text{state})}$  for outputs. For example,  $t_{\text{V|KH}}$  symbolizes the time input signals (I) reach the valid state (V) relative to the SYSCLK reference (K) going to the high (H) state or input setup time. And  $t_{\text{KHOV}}$  symbolizes the time from SYSCLK(K) going high (H) until outputs (O) are valid (V) or output valid time. Input hold time can be read as the time that the input signal (I) went invalid (X) with respect to the rising clock edge (KH) (note the position of the reference and its state for inputs) and output hold time can be read as the time from the rising edge (KH) until the output went invalid (OX).
- The setup and hold time is with respect to the rising edge of  $\overline{\text{HRESET}}$  (see Figure 5).
- This specification is for configuration mode select only.
- $t_{\text{SYSCLK}}$  is the period of the external clock (SYSCLK) in ns. The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in ns) of the parameter in question.
- Mode select signals are: BVSEL, L3VSEL, PLL\_CFG[0:4], BMODE[0:1].
- According to the bus protocol,  $\overline{\text{TS}}$  is driven only by the currently active bus master. It is asserted low then precharged high before returning to high impedance as shown in Figure 6. The nominal precharge width for  $\overline{\text{TS}}$  is  $0.5 \times t_{\text{SYSCLK}}$ , that is, less than the minimum  $t_{\text{SYSCLK}}$  period, to ensure that another master asserting  $\overline{\text{TS}}$  on the following clock will not contend with the precharge. Output valid and output hold timing is tested for the signal asserted. Output valid time is tested for precharge. The high-impedance behavior is guaranteed by design.
- According to the bus protocol,  $\overline{\text{ARTRY}}$  can be driven by multiple bus masters through the clock period immediately following  $\overline{\text{AACK}}$ . Bus contention is not an issue because any master asserting  $\overline{\text{ARTRY}}$  will be driving it low. Any master asserting it low in the first clock following  $\overline{\text{AACK}}$  will then go to high impedance for one clock before precharging it high during the second cycle after the assertion of  $\overline{\text{AACK}}$ . The nominal precharge width for  $\overline{\text{ARTRY}}$  is  $1.0 t_{\text{SYSCLK}}$ ; that is, it should be high impedance as shown in Figure 6 before the first opportunity for another master to assert  $\overline{\text{ARTRY}}$ . Output valid and output hold timing is tested for the signal asserted. The high-impedance behavior is guaranteed by design.
- According to the MPX bus protocol,  $\overline{\text{SHD0}}$  and  $\overline{\text{SHD1}}$  can be driven by multiple bus masters beginning the cycle of  $\overline{\text{TS}}$ . Timing is the same as  $\overline{\text{ARTRY}}$ , that is, the signal is high impedance for a fraction of a cycle, then negated for up to an entire cycle (crossing a bus cycle boundary) before being three-stated again. The nominal precharge width for  $\overline{\text{SHD0}}$  and  $\overline{\text{SHD1}}$  is  $1.0 t_{\text{SYSCLK}}$ . The edges of the precharge vary depending on the programmed ratio of core to bus (PLL configurations).
- Guaranteed by design and not tested.

### 1.5.2.3 L3 Clock AC Specifications

Table 10 provides the potential range of L3\_CLK output AC timing specifications for the MPC7457 part numbers described herein.

**Table 1-10. L3\_CLK Output AC Timing Specifications**

At recommended operating conditions. See Table 4.

Parameter	Symbol	All Speed Grades		Unit	Notes
		Min	Max		
L3 clock frequency	$f_{L3\_CLK}$	TBD	TBD	MHz	1
L3 clock cycle time	$t_{L3\_CLK}$	TBD	TBD	ns	
L3 clock duty cycle	$t_{CHCL}/t_{L3\_CLK}$	50		%	2
L3 clock output-to-output skew (L1_CLK0 to L1_CLK1)	$t_{L3CSKW1}$	—	TBD	ps	3
L3 clock output-to-output skew (L1_CLK[0:1] to L1_ECHO_CLK[2:3])	$t_{L3CSKW2}$	—	TBD	ps	4
L3 clock jitter		—	TBD	ps	5

**Notes:**

1. The maximum L3 clock frequency will be system dependent. See Section 1.5.2.3, "L3 Clock AC Specifications," for an explanation that this maximum frequency is not functionally tested at speed by Motorola.
2. The nominal duty cycle of the L3 output clocks is 50% measured at midpoint voltage.
3. Maximum possible skew between L3\_CLK0 and L3\_CLK1. This parameter is critical to the address and control signals which are common to both SRAM chips in the L3.
4. Maximum possible skew between L3\_CLK0 and L3\_ECHO\_CLK1 or between L3\_CLK1 and L3\_ECHO\_CLK3 for PB2 or late write SRAM. This parameter is critical to the write data signals which are separately latched onto each SRAM part by these pairs of signals.
5. Guaranteed by design and not tested. The input jitter on SYSCLK affects L3 output clocks and the L3 address/data/control signals equally and, therefore, is already comprehended in the AC timing and does not have to be considered in the L3 timing analysis. The clock-to-clock jitter shown here is uncertainty in the internal clock period caused by supply voltage noise or thermal effects. This must be accounted for, along with clock skew, in any L3 timing analysis.

## General Parameters

### 1.5.2.4.1 L3 Bus AC Specifications for DDR MSUG2 SRAMs

Table 12 provides the L3 bus interface AC timing specifications for MSUG2 for the MPC7457 part numbers described herein.

**Table 12. L3 Bus Interface AC Timing Specifications for MSUG2**

At recommended operating conditions. See Table 4.

Parameter	Symbol	All Speed Grades		Unit	Notes
		Min	Max		
L3_CLK rise and fall time	$t_{L3CR}$ , $t_{L3CF}$	—	TBD	ns	1
Setup times: Data and parity	$t_{L3DVEH}$ , $t_{L3DVEL}$	TBD	—	ns	2, 3, 4
Input hold times: Data and parity	$t_{L3DXEH}$ , $t_{L3DXEL}$	TBD	—	ns	2, 4
Valid times: Data and parity	$t_{L3CHDV}$ , $t_{L3CLDV}$	—	TBD	ns	5, 6, 7
Valid times: All other outputs	$t_{L3CHOV}$	—	TBD	ns	5, 7
Output hold times: Data and parity	$t_{L3CHDX}$ , $t_{L3CLDX}$	TBD	—	ns	5, 6, 7
Output hold times: All other outputs	$t_{L3CHOX}$	TBD	—	ns	5, 7
L3_CLK to high impedance: Data and parity	$t_{L3CLDZ}$	—	TBD	ns	
L3_CLK to high impedance: All other outputs	$t_{L3CHOZ}$	—	TBD	ns	

**Notes:**

1. Rise and fall times for the L3\_CLK output are measured from 20% to 80% of  $GV_{DD}$ .
2. For DDR, all input specifications are measured from the midpoint of the signal in question to the midpoint voltage of the rising or falling edge of the input L3\_ECHO\_CLK $n$  (see Figure 10 in the *MPC7457 RISC Microprocessor Hardware Specifications*). Input timings are measured at the pins.
3. For DDR, the input data will typically follow the edge of L3\_ECHO\_CLK $n$  as shown in Figure 10 in the *MPC7457 RISC Microprocessor Hardware Specifications*. For consistency with other input setup time specifications, this will be treated as negative input setup time.
4.  $t_{L3\_ECHO\_CLK}/4$  is one-fourth the period of L3\_ECHO\_CLK $n$ . This parameter indicates that the MPC7457 can latch an input signal that is valid for only a short time before and a short time after the midpoint between the rising and falling (or falling and rising) edges of L3\_ECHO\_CLK $n$  at any frequency.
5. All output specifications are measured from the midpoint voltage of the rising (or for DDR write data, also the falling) edge of L3\_CLK to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load (see Figure 8 in the *MPC7457 RISC Microprocessor Hardware Specifications*).
6. For DDR, the output data will typically lead the edge of L3\_CLK $n$  as shown in Figure 10 in the *MPC7457 RISC Microprocessor Hardware Specifications*. For consistency with other output valid time specifications, this will be treated as negative output valid time.
7.  $t_{L3\_CLK}/4$  is one-fourth the period of L3\_CLK $n$ . This parameter indicates that the specified output signal is actually launched by an internal clock delayed in phase by 90°. Therefore, there is a frequency component to the output valid and output hold times such that the specified output signal will be valid for approximately one L3\_CLK period starting three-fourths of a clock prior to the edge on which the SRAM will sample it and ending one-fourth of a clock period after the edge it will be sampled.
8. These configuration bits allow the AC timing of the L3 interface to be altered via software. They must be both set or both cleared; other configurations will increase  $t_{L3CSKW1}$ , which may cause unreliable L3 operation.



### 1.5.2.4.2 L3 Bus AC Specifications for PB2 and Late Write SRAMs

Table 13 provides the L3 bus AC timing specifications for PB2 and Late Write SRAMs for the MPC7457 part numbers described herein.

**Table 13. L3 Bus Interface AC Timing Specifications for PB2 and Late Write SRAMs**

At recommended operating conditions. See Table 4.

Parameter	Symbol	All Speed Grades		Unit	Notes
		Min	Max		
L3_CLK rise and fall time	$t_{L3CR}$ , $t_{L3CF}$	—	TBD	ns	1, 5
Setup times: Data and parity	$t_{L3DVEH}$	TBD	—	ns	2, 5
Input hold times: Data and parity	$t_{L3DXEH}$	—	TBD	ns	2, 5
Valid times: Data and parity	$t_{L3CHDV}$	—	TBD	ns	3, 4, 5
Valid times: All other outputs	$t_{L3CHOV}$	—	TBD	ns	4
Output hold times: Data and parity	$t_{L3CHDX}$	TBD	—	ns	3, 4, 5
Output hold times: All other outputs	$t_{L3CHOX}$	TBD	—	ns	4, 5
L3_CLK to high impedance: Data and parity	$t_{L3CHDZ}$	—	TBD	ns	5
L3_CLK to high impedance: All other outputs	$t_{L3CHOZ}$	—	TBD	ns	5

**Notes:**

1. Rise and fall times for the L3\_CLK output are measured from 20% to 80% of  $GV_{DD}$ .
2. All input specifications are measured from the midpoint of the signal in question to the midpoint voltage of the rising edge of the input L3\_ECHO\_CLK $n$  (see Figure 10 in the *MPC7457 RISC Microprocessor Hardware Specifications*). Input timings are measured at the pins.
3. All output specifications are measured from the midpoint voltage of the rising edge of L3\_CLK $n$  to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50- $\Omega$  load (see Figure 10 in the *MPC7457 RISC Microprocessor Hardware Specifications*).
4.  $t_{L3\_CLK}/4$  is one-fourth the period of L3\_CLK $n$ . This parameter indicates that the specified output signal is actually launched by an internal clock delayed in phase by 90°. Therefore, there is a frequency component to the output valid and output hold times such that the specified output signal will be valid for approximately one L3\_CLK period starting three-fourths of a clock prior to the edge on which the SRAM will sample it and ending one-fourth of a clock period after the edge it will be sampled.
5. Timing behavior and characterization are currently being evaluated.
6. These configuration bits allow the AC timing of the L3 interface to be altered via software. They must be both set or both cleared; other configurations will increase  $t_{L3CSKW1}$  and  $t_{L3CSKW2}$ , which may cause unreliable L3 operation.

## 1.11 Ordering Information

### 1.11.1 Part Numbers Addressed by This Specification

Table 21 provides the ordering information for the MPC7457 parts described in this document.

Table 21. Part Marking Nomenclature


XPC	74x7	RX	nnn	x	x
Product Code	Part Identifier	Package	Processor Frequency <sup>1</sup>	Application Modifier	Revision Level
XPC <sup>2</sup>	7457 7447	RX = CBGA	1000	N: 1.1 V ± 50 mV 0 to 105°C	B: 1.1; PVR = 8001 0201

**Notes:**

1. Processor core frequencies supported by parts addressed by this specification only. Parts addressed by other specifications may support other maximum core frequencies.
2. The X prefix in a Motorola part number designates a “Pilot Production Prototype” as defined by Motorola SOP 3-13. These are from a limited production volume of prototypes manufactured, tested, and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.

### 1.11.3 Part Marking

Parts are marked as the example shown in Figure 29.



**Notes:**

- MMMMMM is the 6-digit mask number.
- ATWLYYWWA is the traceability code.
- CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

Figure 29. Motorola Part Marking for BGA Devices

# Document Revision History

Table B provides a revision history for this part number specification.

**Table B. Document Revision History**

Rev. No.	Substantive Change(s)
0	Initial release.

**HOW TO REACH US:**

**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution  
P.O. Box 5405, Denver, Colorado 80217  
1-303-675-2140  
(800) 441-2447

**JAPAN:**

Motorola Japan Ltd.  
SPS, Technical Information Center  
3-20-1, Minami-Azabu Minato-ku  
Tokyo 106-8573 Japan  
81-3-3440-3569

**ASIA/PACIFIC:**

Motorola Semiconductors H.K. Ltd.  
Silicon Harbour Centre, 2 Dai King Street  
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong  
852-26668334

**TECHNICAL INFORMATION CENTER:**

(800) 521-6274

**HOME PAGE:**

[www.motorola.com/semiconductors](http://www.motorola.com/semiconductors)

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein.

Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2003

MPC7457RXNXPNS/D