

## Advance Information

MPC8240RZUPNS/D  
Rev. 0, 7/2002

MPC8240 Part Number  
Specification for the  
XPC8240RZUnnx Series



*Motorola Part  
Number Affected:  
XPC8240RZU250x*

This document describes part-number-specific changes to recommended operating conditions and revised electrical specifications, as applicable, from those described in the general *MPC8240 Integrated Processor Hardware Specifications* (Order No. MPC8240EC/D).

Specifications provided in this document supersede those in the *MPC8240 Integrated Processor Hardware Specifications*, Rev.1.0 or later, for the part numbers listed in Table A only. Specifications not addressed herein are unchanged. Because this document is frequently updated, refer to <http://www.motorola.com/semiconductors> or to your Motorola sales office for the latest version.

Note that headings and table numbers in this document are not consecutively numbered. They are intended to correspond to the heading or table affected in the general hardware specification.

The part number addressed in this document is listed in Table A. For more detailed ordering information see Section 1.8, "Ordering Information."

**Table A. Part Number Addressed by This Data Sheet**

Motorola Part Number	Operating Conditions			Significant Differences from Hardware Specification
	CPU Frequency	V <sub>DD</sub>	T <sub>J</sub> (°C)	
XPC8240RZU250x	250 MHz	2.625 ±125 mV	0 to 105	Modified voltage specifications to achieve 250 MHz

**Note:** The X prefix in a Motorola part number designates a "Pilot Production Prototype" as defined by Motorola SOP 3-13. These are from a limited production volume of prototypes manufactured, tested, and Q.A. inspected on a qualified technology to simulate normal production. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.

## 1.2 Features

This section summarizes changes to the features of the MPC8240 described in the *MPC8240 Integrated Processor Hardware Specifications*.

- Power management
  - 2.625-V processor core

## 1.3 General Parameters

This section summarizes changes to the general parameters of the MPC8240 described in the *MPC8240 Integrated Processor Hardware Specifications*.

- Core power supply 2.625 V  $\pm$ 125 mV DC nominal

### 1.4.1. DC Electrical Characteristics

Table 2 provides the recommended operating conditions for the MPC8240 part number described herein.

Table 2. Recommended Operating Conditions

Characteristic		Symbol	Recommended Value	Unit	Notes
Supply voltage		$V_{DD}$	$2.625 \pm 5\%$	V	4, 6
Supply voltage for PCI and standard bus standards		$OV_{DD}$	$3.3 \pm 0.3$	V	6
Supply voltages for memory bus drivers		$GV_{DD}$	$3.3 \pm 5\%$	V	8
PLL supply voltage—CPU core logic		$AV_{DD}$	$2.625 \pm 5\%$	V	4, 6
PLL supply voltage—peripheral logic		$AV_{DD2}$	$2.6255 \pm 5\%$	V	4, 7
DLL supply voltage		$LAV_{DD}$	$2.625 \pm 5\%$	V	4, 7
PCI reference		$LV_{DD}$	$5.0 \pm 5\%$	V	9, 10
			$3.3 \pm 0.3$	V	9, 10
Input voltage	$LV_{DD}$ input tolerant signals	$V_{in}$	0 to 3.6 or 5.75	V	2, 3
	All other inputs		0 to 3.6	V	5
Die-junction temperature		$T_j$	0 to 105	°C	

**Notes:**

1. These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.
2. These signals are designed to withstand  $LV_{DD} + 0.5$  V DC when  $LV_{DD}$  is connected to a 3.3- or 5.0-V DC power supply.
3.  $LV_{DD}$  input tolerant signals: PCI interface, EPIC control, and OSC\_IN signals.
4. See Section 1.8, "Ordering Information," for details on a modified voltage ( $V_{DD}$ ) version device.

**Cautions:**

5. Input voltage ( $V_{in}$ ) must not be greater than the supply voltage ( $V_{DD}/AV_{DD}/AV_{DD2}/LAV_{DD}$ ) by more than 2.5 V at all times, including during power-on reset.
6.  $OV_{DD}$  must not exceed  $V_{DD}/AV_{DD}/AV_{DD2}/LAV_{DD}$  by more than 1.8 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
7.  $V_{DD}/AV_{DD}/AV_{DD2}/LAV_{DD}$  must not exceed  $OV_{DD}$  by more than 0.6 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
8.  $GV_{DD}$  must not exceed  $V_{DD}/AV_{DD}/AV_{DD2}/LAV_{DD}$  by more than 1.8 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
9.  $LV_{DD}$  must not exceed  $V_{DD}/AV_{DD}/AV_{DD2}/LAV_{DD}$  by more than 5.4 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
10.  $LV_{DD}$  must not exceed  $OV_{DD}$  by more than 3.6 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

### 1.4.1.5 Power Characteristics

Table 5 provides power consumption data for the MPC8240.

## PLL Configuration

**Table 5. Preliminary Power Consumption**

Mode	PCI Bus Clock/Memory Bus Clock CPU Clock Frequency (MHz)						Unit	Notes
	33/66/ 233	33/83/ 250	33/100/ 200	33/100/ 250	66/100/ 200	66/100/ 250		
Typical	3.4	3.6	3.2	3.7	3.2	3.8	W	1, 5
Max—FP	3.8	4.1	3.6	4.2	3.6	4.3	W	1, 2
Max—INT	3.4	3.7	3.3	3.8	3.4	3.8	W	1, 3
Doze	2.2	2.4	2.2	2.6	2.2	2.6	W	1, 4, 6
Nap	700	800	900	900	900	900	mW	1, 4, 6
Sleep	500	500	500	500	800	800	mW	1, 4, 6
I/O Power Supplies								
Mode	Minimum			Maximum			Units	Notes
Typ—OV <sub>DD</sub>	200			600			mW	7, 8
Typ—GV <sub>DD</sub>	300			900			mW	7, 9

**Notes:**

1. The values include V<sub>DD</sub>, AV<sub>DD</sub>, AV<sub>DD2</sub>, and LAV<sub>DD</sub> but do not include I/O supply power; see Section 1.7.2, “Power Supply Sizing,” in the *MPC8240 Integrated Processor Hardware Specifications*, for information on OV<sub>DD</sub> and GV<sub>DD</sub> supply power. One DIMM used for memory loading.
2. Maximum—FP power is measured at V<sub>DD</sub> = 2.625 V with dynamic power management enabled while running an entirely cache-resident, looping, floating point multiplication instruction.
3. Maximum—INT power is measured at V<sub>DD</sub> = 2.625 V with dynamic power management enabled while running entirely cache-resident, looping, integer instructions.
4. Power saving mode maximums are measured at V<sub>DD</sub> = 2.625 V while the device is in doze, nap, or sleep mode.
5. Typical power is measured at V<sub>DD</sub> = AV<sub>DD</sub> = 2.625 V, OV<sub>DD</sub> = 3.3 V where a nominal FP value, a nominal INT value, and a value where there is a continuous flush of cache lines with alternating ones and zeros on 64-bit boundaries to local memory are averaged.
6. Power saving mode data measured with only two PCI\_CLKs and two SDRAM\_CLKs enabled.
7. The typical minimum I/O power values were results of the MPC8240 performing cache resident integer operations at the slowest frequency combination of 33:66:166 (PCI:Mem:CPU) MHz.
8. The typical maximum OV<sub>DD</sub> value resulted from the MPC8240 operating at the fastest frequency combination of 66:100:250 (PCI:Mem:CPU) MHz and performing continuous flushes of cache lines with alternating ones and zeros to PCI memory.
9. The typical maximum GV<sub>DD</sub> value resulted from the MPC8240 operating at the fastest frequency combination of 66:100:250 (PCI:Mem:CPU) MHz and performing continuous flushes of cache lines with alternating ones and zeros on 64-bit boundaries to local memory.
10. Power consumption on the PLL supply pins (AV<sub>DD</sub> and AV<sub>DD2</sub>) and the DLL supply pin (LAVDD) less than 15 mW. This parameter is guaranteed by design and is not tested.

## 1.5 PLL Configuration

The MPC8240 internal PLLs are configured by the PLL\_CFG[0:4] signals. For a given PCI\_SYNC\_IN (PCI bus) frequency, the PLL configuration signals set both the peripheral logic/memory bus PLL (VCO) frequency of operation for the PCI-to-memory frequency multiplying and the MPC603e CPU PLL (VCO) frequency of operation for memory-to-CPU frequency multiplying. The PLL configurations for the MPC8240 is shown in Table 18.

Table 18. MPC8240 Microprocessor PLL Configurations

Ref.	PLL_CFG [0:4] <sup>2</sup>	CPU <sup>1</sup> HID1[0:4]	250 MHz Part <sup>8,9</sup>			Ratios <sup>3,4</sup>	
			PCI Clock Input (PCI_SYNC_IN) Range (MHz)	Periph Logic/Mem Bus Clock Range (MHz)	CPU Clock Range (MHz)	PCI to Mem (Mem VCO) Multiplier	Mem to CPU (CPU VCO) Multiplier
0	00000	00110	25–33	75–100	188–250	3 (6)	2.5 (5)
1	00001	11000	25–27	75–83	225–250	3 (6)	3 (6)
2	00010	00101	50–56 <sup>5</sup>	50–56	100–112	1 (4)	2 (8)
3	00011	00101	Bypass			Bypass	2 (8)
4	00100	00101	25–28 <sup>5</sup>	50–56	100–113	2 (8)	2 (8)
5	00101	00110	Bypass			Bypass	2.5 (5)
7	00111	11000	Bypass			Bypass	3 (6)
8	01000	11000	33 <sup>6</sup> –56 <sup>5</sup>	33–56	100–168	1 (4)	3 (6)
A	01010	00111	25–27	50–55	225–250	2 (4)	4.5 (9)
C	01100	00110	25–50	50–100	125–250	2 (4)	2.5 (5)
E	01110	11000	25–41	50–83	150–250	2 (4)	3 (6)
10	10000	00100	25–33	75–100	150–200	3 (6)	2 (4)
12	10010	00100	33–66	50–100	100–200	1.5 (3)	2 (4)
14	10100	11110	25–35	50–71	175–250	2 (4)	3.5 (7)
16	10110	11010	25–31	50–62	200–250	2 (4)	4 (8)
18	11000	11000	25–33	62–83	186–250	2.5 (5)	3 (6)
1A	11010	11010	50 <sup>7</sup> –62	50–62	200–250	1 (2)	4 (8)
1C	11100	11000	33 <sup>7</sup> –55	50–83	150–250	1.5 (3)	3 (6)
1D	11101	00110	33 <sup>7</sup> –66	50–100	125–250	1.5 (3)	2.5 (5)
1E	11110	01111	Not Usable			Off	Off
1F	11111	11111				Off	

**Notes:**

- The processor HID1 values only represent the multiplier of the processor's PLL (memory-to-processor multiplier); thus, multiple MPC8240 PLL\_CFG[0:4] values may have the same processor HID1 value. This implies that system software cannot read the HID1 register and associate it with a unique PLL\_CFG[0:4] value.
- PLL\_CFG[0:4] settings not listed (00110, 01001, 01011, 01101, 01111, 10001, 10011, 10101, 10111, 11001, and 11011) are reserved.
- In PLL bypass mode, the PCI\_SYNC\_IN input signal clocks the internal processor directly, the peripheral logic PLL is disabled, and the bus mode is set for 1:1 (PCI:Mem) mode operation. This mode is intended for hardware modeling support. The AC timing specifications given in this document do not apply in PLL bypass mode.
- In clock off mode, no clocking occurs inside the MPC8240 regardless of the PCI\_SYNC\_IN input.
- Limited due to maximum memory VCO = 225 MHz.
- Limited due to minimum CPU VCO = 200 MHz.
- Limited due to minimum memory VCO = 100 MHz.
- For clarity, range values are shown rounded down to the nearest whole number (decimal place accuracy removed).
- Note that the 250-MHz part is available only in the XPC8240RZU $n$ nnx number series.

## 1.8 Ordering Information

Ordering information for the parts fully covered by this specification document is provided in Section 1.8.1, “Part Numbers Fully Addressed by This Document.”

### 1.8.1 Part Numbers Fully Addressed by This Document


Table 19 provides the Motorola part numbering nomenclature for the MPC8240. Note that the individual part numbers correspond to a maximum processor core frequency. For available frequencies, contact your local Motorola sales office. In addition to the processor frequency, the part numbering scheme also includes an application modifier which may specify special application conditions. Each part number also contains a revision code that refers to the die mask revision number.

**Table 19. Motorola Part Numbering Nomenclature**

<b>XPC</b>	<b>nnnn</b>	<b>L</b>	<b>xx</b>	<b>nnn</b>	<b>x</b>	<b>x</b>
<b>Product Code</b>	<b>Part Identifier</b>	<b>Process Descriptor</b>	<b>Package</b>	<b>Processor Frequency</b>	<b>Application Modifier</b>	<b>Revision Level</b>
XPC	8240	R = Part Spec.	ZU = TBGA	250	2.625 V ±125 mV 0° to 105°C	Contact local Motorola sales office

### 1.8.2 Part Marking

Parts are marked as the example shown in Figure 28.



**Notes:**

MMMMMM is the 6-digit mask number.

ATWLYYWWA is the traceability code.

CCCCC is the country of assembly. This space is left blank if parts are assembled in the United States.

TBGA

**Figure 28. Motorola Part Marking for TBGA Device**

# Document Revision History

Table B provides a revision history for this part number specification.

**Table B. Document Revision History**

Rev. No.	Substantive Change(s)
0	Initial release.

**HOW TO REACH US:**

**USA/EUROPE/LOCATIONS NOT LISTED:**

Motorola Literature Distribution  
P.O. Box 5405, Denver, Colorado 80217  
1-303-675-2140 or 1-800-441-2447

**JAPAN:**

Motorola Japan Ltd.  
SPS, Technical Information Center  
3-20-1, Minami-Azabu Minato-ku  
Tokyo 106-8573 Japan  
81-3-3440-3569

**ASIA/PACIFIC:**

Motorola Semiconductors H.K. Ltd.  
Silicon Harbour Centre, 2 Dai King Street  
Tai Po Industrial Estate, Tai Po, N.T., Hong Kong  
852-26668334

**TECHNICAL INFORMATION CENTER:**

1-800-521-6274

**HOME PAGE:**

<http://www.motorola.com/semiconductors>

**DOCUMENT COMMENTS:**

FAX: 1-512-933-2625  
Attn: RISC Applications Engineering

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.



Motorola and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. digital dna is a trademark of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

© Motorola, Inc. 2002