

## MSM5128-20GSK

2048-WORD x 8-BIT C-MOS STATIC RAM (E3-S-013-32)

### GENERAL DESCRIPTION


The MSM5128GS is a 2048-word by 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM5128GS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 50 $\mu$ A) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.

A byte system is adopted, and since there is pin compatibility with standard ultra-violet EPROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, CS and OE signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

### FEATURES


- Single 5V Supply
- Battery Back-up at 2V
- Operating temperature range  $T_a = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- Low Power Dissipation
  - Standby; 1.0  $\mu$ A MAX  $T_a = 25^{\circ}\text{C}$
  - 10  $\mu$ A MAX  $T_a = 60^{\circ}\text{C}$
  - 50  $\mu$ A MAX  $T_a = 85^{\circ}\text{C}$
  - Operation; 200 mW TYP
- High Speed (Equal Access and Cycle Time)  
MSM5128-20; 200 ns MAX
- Direct TTL Compatible. (Input and Output)
- 3-State Output
- 24 Pin Flat PKG

### PIN CONFIGURATION (Top View)



$A_0 \sim A_{10}$ : Address INPUTS  
 $I/O_1 \sim I/O_8$ : Data Input/Output  
 CS: Chip Select  
 WE: Write Enable  
 OE: Output Enable  
 $V_{CC}, V_{SS}$ : Supply Voltage

### FUNCTIONAL BLOCK DIAGRAM



**TRUTH TABLE**

Mode	CS	WE	OE	I/O Operation
Standby	H	X	X	High Z
Read	L	H	H	High Z
	L	H	L	DOUT
Write	L	L	X	DIN

X : H or L

**ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit	Conditions
Supply Voltage	V <sub>CC</sub>	-0.3 to 7.0	V	Respect to GND
Input Voltage	V <sub>IN</sub>	-0.3 to V <sub>CC</sub> + 0.3	V	
Operating Temperature	T <sub>opr</sub>	-40 to 85	°C	
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C	
Power Dissipation	P <sub>D</sub>	1.0	W	T <sub>a</sub> = 25°C

**RECOMMENDED OPERATING CONDITION**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	V <sub>CC</sub>	4.5	5	5.5	V	5V ± 10%
	V <sub>SS</sub>		0		V	
Data Retention Voltage	V <sub>CCH</sub>	2	5	5.5	V	
Input Voltage	V <sub>IH</sub>	2.2		V <sub>CC</sub> + 0.3	V	5V ± 10%
	V <sub>IL</sub>	-0.3		0.8	V	
Output Load	CL			100	pF	
	TTL			1		

## DC CHARACTERISTICS

( $V_{CC} = 5V \pm 10\%$ ,  $T_a = -40^\circ C$  to  $+85^\circ C$ )

Parameter	Symbol	MSM5128-20			Unit	Test Condition	
		Min.	Typ.	Max.			
Input Leakage Current	$I_{LI}$	-1		1	$\mu A$	$V_{IN} = 0$ to $V_{CC}$	
Output Leakage Current	$I_{LO}$	-1		1	$\mu A$	$\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ $V_{I/O} = 0$ to $V_{CC}$	
Output Voltage	$V_{OH}$	2.4			V	$I_{OH} = -1$ mA	
	$V_{OL}$			0.4	V	$I_{OL} = 2.1$ mA	
Standby Supply Current	$I_{CCS}$	$T_a$			$\mu A$	$\overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} = 0$ to $V_{CC}$	
		25°C		0.1			1.0
		60°C					10
		85°C					50
	$I_{CCS1}$		0.3	1	mA	$\overline{CS} = V_{IH}$ $t_{cyc} = \text{Min. cycle}$	
Operating Supply Current	$I_{CCA}$		35	50	mA	Min. cycle $T_a = 0 \sim 85^\circ C$ $T_a = -40 \sim 85^\circ C$	
			35	60	mA		

## AC CHARACTERISTICS

Test Condition


Parameter	Conditions
Input Pulse Level	$V_{IH} = 2.2V$ , $V_{IL} = 0.8V$
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Level	1.5V
Output Load	$C_L = 100$ pF, 1 TTL Gate

## READ CYCLE

( $V_{CC} = 5V \pm 10\%$ ,  $T_a = -40^\circ C$  to  $+85^\circ C$ )

Parameter	Symbol	MSM5128-20		Unit
		Min.	Max.	
Read Cycle Time	$t_{RC}$	200		ns
Address Access Time	$t_{AC}$		200	ns
Chip Select Access Time	$t_{CO}$		200	ns
Output Enable to Output Valid	$t_{OE}$		120	ns
Chip Selection to Output Active	$t_{CX}$	20		ns
Output Hold Time from Address Change	$t_{OHA}$	20		ns
Output 3-state from Deselection	$t_{OTD}$	0	60	ns

### READ CYCLE




### WRITE CYCLE

( $V_{CC} = 5V \pm 10\%$ ,  $T_a = -40^\circ C$  to  $+85^\circ C$ )

Parameter	Symbol	MSM5128-20		Unit
		Min.	Max.	
Write Cycle Time	$t_{WC}$	200		ns
Address to Write Setup Time	$t_{AS}$	20		ns
Write Time	$t_{W}$	120		ns
Write Recovery Time	$t_{WR}$	20		ns
Data Setup Time	$t_{DS}$	80		ns
Data Hold from Write Time	$t_{DH}$	10		ns
Output 3-State from Write	$t_{OTW}$		60	ns

- Notes:**
1. A Write Cycle occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  2.  $\overline{OE}$  may be both high and low in a Write Cycle.
  3.  $t_{AS}$  is specified from  $\overline{CS}$  or  $\overline{WE}$ , whichever occurs last.
  4.  $t_{W}$  is an overlap time of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
  5.  $t_{WR}$ ,  $t_{DS}$  and  $t_{DH}$  are specified from  $\overline{CS}$  or  $\overline{WE}$ , whichever occurs first.
  6.  $t_{OTW}$  is specified by the time when DATA OUT is floating, not defined by output level.
  7. When I/O pins are Data output mode, don't force inverse signal to those pins.


WRITE CYCLE



LOW  $V_{CC}$  DATA RETENTION CHARACTERISTICS

( $T_a = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise noted)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
$V_{CC}$ for Data Retention	$V_{CCH}$	2			V	$V_{IN} = 0V$ to $V_{CC}$ , $\overline{CS} = V_{CC}$
Data Retention Current	$I_{CCH}$		0.05	20	$\mu\text{A}$	$V_{CC} = 2V$ , $\overline{CS} = V_{CC}$ , $V_{IN} = 0V$ to $V_{CC}$
$\overline{CS}$ to Data Retention Time	$t_{SU}$	0			ns	
Operation Recovery Time	$t_R$	$t_{RC}$			ns	



**CAPACITANCE**

(Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input/Output Capacitance	C <sub>I/O</sub>			8	pF
Input Capacitance	C <sub>IN</sub>			6	pF

**Note:** This parameter is periodically sampled and not 100% tested.